

# **Release Notes**

Release 12.9

**NVIDIA Corporation** 

May 09, 2025

# Contents

1 CUDA Toolkit Major Component Versions	3
2 New Features         2.1 General CUDA         2.2 CUDA Compiler         2.3 CUDA Developer Tools	10
<b>3 Resolved Issues</b> 3.1 CUDA Compiler	<b>11</b> 11
4 Known Issues         4.1 CUDA Compiler	<b>13</b> 13
5 Deprecated or Dropped Features5.1 General CUDA5.2 Deprecated Architectures5.3 Deprecated or Dropped Operating Systems5.4 Deprecated CUDA Toolchain	15 15
6       CUDA Libraries         6.1       cuBLAS Library         6.1.1       cuBLAS: Release 12.9         6.1.2       cuBLAS: Release 12.8         6.1.3       cuBLAS: Release 12.6 Update 2         6.1.4       cuBLAS: Release 12.6 Update 1         6.1.5       cuBLAS: Release 12.6 Update 1         6.1.6       cuBLAS: Release 12.5 Update 1         6.1.7       cuBLAS: Release 12.4 Update 1         6.1.8       cuBLAS: Release 12.4 Update 1         6.1.9       cuBLAS: Release 12.3 Update 1         6.1.10       cuBLAS: Release 12.3 Update 1         6.1.10       cuBLAS: Release 12.3 Update 1         6.1.11       cuBLAS: Release 12.3 Update 1         6.1.12       cuBLAS: Release 12.3 Update 1         6.1.13       cuBLAS: Release 12.2 Update 2         6.1.14       cuBLAS: Release 12.2 Update 1         6.1.15       cuBLAS: Release 12.2 Update 1         6.1.13       cuBLAS: Release 12.0 Update 1         6.1.14       cuBLAS: Release 12.0 Update 1         6.1.16       cuBLAS: Release 12.0 Update 1         6.2.1       cuFFT: Release 12.9         6.2.2       cuFFT: Release 12.9         6.2.3       cuFFT: Release 12.6 Update 2         6.2.4       cuFFT: Release 12.6	17          18          19          20          20          20          21          21          22          23          23          24          24          25          26          26          26

6.2.7	cuFFT: Release 12.4
6.2.8	cuFFT: Release 12.3 Update 1
6.2.9	cuFFT: Release 12.3
6.2.10	cuFFT: Release 12.2
6.2.11	cuFFT: Release 12.1 Update 1
6.2.12	cuFFT: Release 12.1
6.2.12	cuFFT: Release 12.0 Update 1
	•
6.2.14	cuFFT: Release 12.0
	ISOLVER Library
6.3.1	cuSOLVER: Release 12.9
6.3.2	cuSOLVER: Release 12.8
6.3.3	cuSOLVER: Release 12.6 Update 2
6.3.4	cuSOLVER: Release 12.6
6.3.5	cuSOLVER: Release 12.5 Update 1
6.3.6	cuSOLVER: Release 12.5
6.3.7	cuSOLVER: Release 12.4 Update 1
6.3.8	cuSOLVER: Release 12.4
6.3.9	cuSOLVER: Release 12.2 Update 2
6.3.10	cuSOLVER: Release 12.2
	JSPARSE Library         34           SPARSE Delegation         34
6.4.1	cuSPARSE: Release 12.9
6.4.2	cuSPARSE: Release 12.8
6.4.3	cuSPARSE: Release 12.6 Update 2
6.4.4	cuSPARSE: Release 12.6
6.4.5	cuSPARSE: Release 12.5 Update 1
6.4.6	cuSPARSE: Release 12.5
6.4.7	cuSPARSE: Release 12.4
6.4.8	cuSPARSE: Release 12.3 Update 1
6.4.9	cuSPARSE: Release 12.3
6.4.10	cuSPARSE: Release 12.2 Update 1
6.4.11	cuSPARSE: Release 12.1 Update 1
6.4.12	cuSPARSE: Release 12.0 Update 1
6.4.12	cuSPARSE: Release 12.0 0 public 1
	ath Library         39
6.5.1	CUDA Math: Release 12.8
6.5.2	CUDA Math: Release 12.6 Update 1
6.5.3	CUDA Math: Release 12.6
6.5.4	CUDA Math: Release 12.5
6.5.5	CUDA Math: Release 12.4
6.5.6	CUDA Math: Release 12.3
6.5.7	CUDA Math: Release 12.2
6.5.8	CUDA Math: Release 12.1
6.5.9	CUDA Math: Release 12.0
	VIDIA Performance Primitives (NPP)
6.6.1	NPP: Release 12.4
6.6.2	NPP: Release 12.0
	/JPEG Library
6.7.1	nvJPEG Release 12.9
6.7.2	nvJPEG: Release 12.8
6.7.3	nvJPEG: Release 12.4
6.7.4	nvJPEG: Release 12.3 Update 1
6.7.5	nvJPEG: Release 12.2
6.7.6	nvJPEG: Release 12.0

7 No	otices	47
7.1	Notice	47
7.2	OpenCL	48
7.3	Trademarks	48

### NVIDIA CUDA Toolkit Release Notes

The Release Notes for the CUDA Toolkit.

The release notes for the NVIDIA<sup>®</sup> CUDA<sup>®</sup> Toolkit can be found online at https://docs.nvidia.com/cuda/ cuda-toolkit-release-notes/index.html.

**Note:** The release notes have been reorganized into two major sections: the general CUDA release notes, and the CUDA libraries release notes including historical information for 12.x releases.

# Chapter 1. CUDA Toolkit Major Component Versions

### **CUDA Components**

Starting with CUDA 11, the various components in the toolkit are versioned independently. For CUDA 12.9, the table below indicates the versions:

Component Name		Version Informa- tion	Supported Archi- tectures	Supported Plat- forms
CUDA C++ Core	Thrust	2.8.0	x86_64, arm64-	Linux, Windows
Compute Li- braries	CUB	2.8.0	sbsa, aarch64- jetson	
	libcu++	2.8.0		
	Cooperative Groups	12.9.27		
CUDA Compatibilit	у	12.9.39767389	aarch64-jetson	Linux
CUDA Runtime (cudart)		12.9.37	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
cuobjdump		12.9.26	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows
CUPTI		12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA cuxxfilt (demangler)		12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows
CUDA Demo Suite		12.9.19	x86_64	Linux, Windows
CUDA Documentation		12.9.43	x86_64	Linux, Windows

Table 1.		129	Com	nonent	Versions
	CODA	12.9	COIII	ponent	10112

Component Name	Version Informa- tion	Supported Archi- tectures	Supported Plat- forms
CUDA GDB	12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, WSL
CUDA Nsight Eclipse Plugin	12.9.19	x86_64	Linux
CUDA NVCC	12.9.41	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA nvdisasm	12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows
CUDA NVML Headers	12.9.40	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA nvprof	12.9.19	x86_64	Linux, Windows
CUDA nvprune	12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA NVRTC	12.9.41	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
NVTX	12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA NVVP	12.9.19	x86_64	Linux, Windows
CUDA OpenCL	12.9.19	x86_64	Linux, Windows
CUDA Profiler API	12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA Compute Sanitizer API	12.9.27	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA cuBLAS	12.9.0.13	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
cuDLA	12.9.19	aarch64-jetson	Linux
CUDA cuFFT	11.4.0.6	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL

Table 1 – continued from previous page

Component Name	Version Informa- tion	Supported Archi- tectures	Supported Plat- forms
CUDA cuFile	1.14.0.30	x86_64, arm64- sbsa, aarch64- jetson	Linux
CUDA cuRAND	10.3.10.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA cuSOLVER	11.7.4.40	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA cuSPARSE	12.5.9.5	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA NPP	12.4.0.27	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA nvFatbin	12.9.19	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA nvJitLink	12.9.41	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
CUDA nvJPEG	12.4.0.16	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL
Nsight Compute	2025.2.0.11	x86_64, arm64- sbsa, aarch64- jetson	Linux, Windows, WSL (Windows 11)
Nsight Systems	2025.1.3.140	x86_64, arm64- sbsa	Linux, Windows, WSL
Nsight Visual Studio Edition (VSE)	2025.2.0.25082	x86_64 (Win- dows)	Windows
nvidia_fs <sup>1</sup>	2.25.6	x86_64, arm64- sbsa, aarch64- jetson	Linux
Visual Studio Integration	12.9.19	x86_64 (Win- dows)	Windows
NVIDIA Linux Driver	575.51.03	x86_64, arm64- sbsa	Linux
NVIDIA Windows Driver	576.02	x86_64 (Win- dows)	Windows, WSL

Table	1 – continue	d from	previous	page
TUDIC	i continue.		previous	puge

<sup>&</sup>lt;sup>1</sup> Only available on select Linux distros

### **CUDA Driver**

Running a CUDA application requires the system with at least one CUDA capable GPU and a driver that is compatible with the CUDA Toolkit. See Table 3. For more information various GPU products that are CUDA capable, visit https://developer.nvidia.com/cuda-gpus.

Each release of the CUDA Toolkit requires a minimum version of the CUDA driver. The CUDA driver is backward compatible, meaning that applications compiled against a particular version of the CUDA will continue to work on subsequent (later) driver releases.

More information on compatibility can be found at https://docs.nvidia.com/cuda/ cuda-c-best-practices-guide/index.html#cuda-compatibility-and-upgrades.

**Note**: Starting with CUDA 11.0, the toolkit components are individually versioned, and the toolkit itself is versioned as shown in the table below.

The minimum required driver version for CUDA minor version compatibility is shown below. CUDA minor version compatibility is described in detail in https://docs.nvidia.com/deploy/ cuda-compatibility/index.html

CUDA Toolkit	Minimum Required Driver Version for CUDA Minor Version Compatibility*	
	Linux x86_64 Driver Version	Windows x86_64 Driver Version
CUDA 12.x	>=525.60.13	>=528.33
CUDA 11.8.x CUDA 11.7.x CUDA 11.6.x CUDA 11.5.x CUDA 11.4.x CUDA 11.3.x CUDA 11.2.x CUDA 11.1.x	>=450.80.02	>=452.39
CUDA 11.0 (11.0.3)	>=450.36.06**	>=451.22**

## Table 2: CUDA Toolkit and Minimum Required Driver Version for CUDA Minor Version Compatibility

\* Using a Minimum Required Version that is **different** from Toolkit Driver Version could be allowed in compatibility mode – please read the CUDA Compatibility Guide for details.

\*\* CUDA 11.0 was released with an earlier driver version, but by upgrading to Tesla Recommended Drivers 450.80.02 (Linux) / 452.39 (Windows), minor version compatibility is possible across the CUDA 11.x family of toolkits.

The version of the development NVIDIA GPU Driver packaged in each CUDA Toolkit release is shown below.

CUDA Toolkit	Toolkit Driver Version		
	Linux x86_64 Driver Version	Windows x86_64 Driver Ver- sion	
CUDA 12.9 GA	>=575.51.03	>=576.02	
CUDA 12.8 Update 1	>=570.124.06	>=572.61	
CUDA 12.8 GA	>=570.26	>=570.65	
CUDA 12.6 Update 3	>=560.35.05	>=561.17	

#### Table 3: CUDA Toolkit and Corresponding Driver Versions

CUDA Toolkit Toolkit Driver Version				
CUDA 12.6 Update 2	>=560.35.03	>=560.94		
CUDA 12.6 Update 1	>=560.35.03	>=560.94		
CUDA 12.6 GA	>=560.28.03	>=560.76		
CUDA 12.5 Update 1	>=555.42.06	>=555.85		
CUDA 12.5 GA	>=555.42.02	>=555.85		
CUDA 12.4 Update 1	>=550.54.15	>=551.78		
CUDA 12.4 GA	>=550.54.14	>=551.61		
CUDA 12.3 Update 1	>=545.23.08	>=546.12		
CUDA 12.3 GA	>=545.23.06	>=545.84		
CUDA 12.2 Update 2	>=535.104.05	>=537.13		
CUDA 12.2 Update 1	>=535.86.09	>=536.67		
CUDA 12.2 GA	>=535.54.03	>=536.25		
CUDA 12.1 Update 1	>=530.30.02	>=531.14		
CUDA 12.1 GA	>=530.30.02	>=531.14		
CUDA 12.0 Update 1	>=525.85.12	>=528.33		
CUDA 12.0 GA	>=525.60.13	>=527.41		
CUDA 11.8 GA	>=520.61.05	>=520.06		
CUDA 11.7 Update 1	>=515.48.07	>=516.31		
CUDA 11.7 GA	>=515.43.04	>=516.01		
CUDA 11.6 Update 2	>=510.47.03	>=511.65		
CUDA 11.6 Update 1	>=510.47.03	>=511.65		
CUDA 11.6 GA	>=510.39.01	>=511.23		
CUDA 11.5 Update 2	>=495.29.05	>=496.13		
CUDA 11.5 Update 1	>=495.29.05	>=496.13		
CUDA 11.5 GA	>=495.29.05	>=496.04		
CUDA 11.4 Update 4	>=470.82.01	>=472.50		
CUDA 11.4 Update 3	>=470.82.01	>=472.50		
CUDA 11.4 Update 2	>=470.57.02	>=471.41		
CUDA 11.4 Update 1	>=470.57.02	>=471.41		
CUDA 11.4.0 GA	>=470.42.01	>=471.11		
CUDA 11.3.1 Update 1	>=465.19.01	>=465.89		
CUDA 11.3.0 GA	>=465.19.01	>=465.89		

Tahle	3 – continued	from	previous page
TUDIC	5 continued		previous page

CUDA Toolkit	Toolkit Driver Version	
CUDA 11.2.2 Update 2	>=460.32.03	>=461.33
CUDA 11.2.1 Update 1	>=460.32.03	>=461.09
CUDA 11.2.0 GA	>=460.27.03	>=460.82
CUDA 11.1.1 Update 1	>=455.32	>=456.81
CUDA 11.1 GA	>=455.23	>=456.38
CUDA 11.0.3 Update 1	>= 450.51.06	>= 451.82
CUDA 11.0.2 GA	>= 450.51.05	>= 451.48
CUDA 11.0.1 RC	>= 450.36.06	>= 451.22
CUDA 10.2.89	>= 440.33	>= 441.22
CUDA 10.1 (10.1.105 general release, and updates)	>= 418.39	>= 418.96
CUDA 10.0.130	>= 410.48	>= 411.31
CUDA 9.2 (9.2.148 Update 1)	>= 396.37	>= 398.26
CUDA 9.2 (9.2.88)	>= 396.26	>= 397.44
CUDA 9.1 (9.1.85)	>= 390.46	>= 391.29
CUDA 9.0 (9.0.76)	>= 384.81	>= 385.54
CUDA 8.0 (8.0.61 GA2)	>= 375.26	>= 376.51
CUDA 8.0 (8.0.44)	>= 367.48	>= 369.30
CUDA 7.5 (7.5.16)	>= 352.31	>= 353.66
CUDA 7.0 (7.0.28)	>= 346.46	>= 347.62

Table	3 – continued fro	m previous page
Tuble	5 continucu no	in previous puge

For convenience, the NVIDIA driver is installed as part of the CUDA Toolkit installation. Note that this driver is for development purposes and is not recommended for use in production with Tesla GPUs.

For running CUDA applications in production with Tesla GPUs, it is recommended to download the latest driver for Tesla GPUs from the NVIDIA driver downloads site at https://www.nvidia.com/drivers.

During the installation of the CUDA Toolkit, the installation of the NVIDIA driver may be skipped on Windows (when using the interactive or silent installation) or on Linux (by using meta packages).

For more information on customizing the install process on Windows, see <a href="https://docs.nvidia.com/cuda/cuda-installation-guide-microsoft-windows/index.html#install-cuda-software">https://docs.nvidia.com/cuda/cuda-installation-guide-microsoft-windows/index.html#install-cuda-software</a>.

For meta packages on Linux, see https://docs.nvidia.com/cuda/cuda-installation-guide-linux/index. html#package-manager-metas.

# Chapter 2. New Features

## 2.1. General CUDA

- MPS client termination is now supported on Tegra platforms (For L4T users starting JetPack 7.0 only). More details can be found here.
- Extended CUDA in Graphics (CIG) mode now supports Vulkan, expanding beyond the previous DirectX-only implementation.
- CPU NUMA allocation support through cuMemCreate and cuMemAllocAsync is now available on Windows when using the driver in WDDM and MCDM modes, expanding this previously Linuxonly feature.
- CUDA Graphs functionality has been enhanced to support the inclusion of memory nodes in child graphs.
- CUDA Toolkit 12.9 adds compiler target support for SM architecture 10.3 (sm\_103, sm\_103f, sm\_103a) and 12.1 (sm\_121), enabling development for the latest GPU architectures with specific optimizations for each variant.
- CUDA Toolkit 12.9 introduces compiler support for a new target architecture class: family-specific architectures. Learn more: NVIDIA Blog: Family-Specific Architecture Features
- Multiple enhancements to NVML and nvidia-smi:
  - > Added counters (in microseconds) for the throttling time for the following reasons:
    - nvmlClocksEventReasonGpuIdle
    - nvmlClocksEventReasonApplicationsClocksSetting
    - nvmlClocksEventReasonSwPowerCap
    - nvmlClocksThrottleReasonHwSlowdown
    - nvmlClocksEventReasonSyncBoost
    - nvmlClocksEventReasonSwThermalSlowdown
    - nvmlClocksThrottleReasonHwThermalSlowdown
    - nvmlClocksThrottleReasonHwPowerBrakeSlowdown
    - nvmlClocksEventReasonDisplayClockSetting
  - Improved consistency for device identification between CUDA and NVML
  - Added NVML chip-to-chip (C2C) telemetry APIs
  - Added CTXSW metrics

- Implemented GPU average power counters
- Added PCIe bind/unbind events

# 2.2. CUDA Compiler

- ► For changes to PTX, refer to https://docs.nvidia.com/cuda/parallel-thread-execution/ #ptx-isa-version-8-8.
- Added a new compiler option --Ofast-compile=<level>, supported in nvcc, nvlink, nvrtc, and ptxas. This option prioritizes faster compilation over optimizations at varying levels, helping to accelerate development cycles. Refer to the fast-compile documentation for more details.
- Added a new compiler option --frandom-seed=<seed>, supported in nvcc and nvrtc. The user specified random seed will be used to replace random numbers used in generating symbol names and variable names. The option can be used to generate deterministically identical ptx and object files. If the input value is a valid number (decimal, octal, or hex), it will be used directly as the random seed. Otherwise, the CRC value of the passed string will be used instead. NVCC will also pass the option, as well as the user specified value to host compilers, if the host compiler is either GCC or Clang, since they support -frandom-seed option as well. Users are responsible for assigning different seeds to different files.

## 2.3. CUDA Developer Tools

- ▶ For changes to nvprof and Visual Profiler, see the changelog.
- ▶ For new features, improvements, and bug fixes in Nsight Systems, see the changelog.
- > For new features, improvements, and bug fixes in Nsight Visual Studio Edition, see the changelog.
- ▶ For new features, improvements, and bug fixes in CUPTI, see the changelog.
- ▶ For new features, improvements, and bug fixes in Nsight Compute, see the changelog.
- > For new features, improvements, and bug fixes in Compute Sanitizer, see the changelog.
- ▶ For new features, improvements, and bug fixes in CUDA-GDB, see the changelog.

# Chapter 3. Resolved Issues

# 3.1. CUDA Compiler

- Resolved a segmentation fault that occurred when a lambda expression used as a class template argument was invoked inside a function template. [4610125]
- ▶ Resolved NVCC internal assertion triggered when inheriting protected constructors. [4840916]
- Resolved issue where C++20 template parameter lists in lambdas and the new auto syntax were causing nvcc to fail. [4843349, 4843351]
- ▶ Fixed issue with incorrect C++20 if constexpr(concept) usage in template lambda. [4843720]
- ▶ Resolved template compile error in CUDA 12.6.1 when using MSVC with C++20. [4871089]
- Fixed NVCC issue with incorrect initialization of std::vector of std::any in C++ code. [3885996]

# Chapter 4. Known Issues

# 4.1. CUDA Compiler

- In this release, a new mechanism for ensuring compatibility between similar architectures has been introduced (refer to the CUDA Programming Guide for additional details on family-specific instructions). In this initial release, some code paths may experience longer-than-expected linking and loading times. These overheads will be reduced in future software releases.
- Starting with CUDA 12.8, we observed miscompilation issues with kernels that use Ampere-style MMA (for example: mma.m16n8k16 for FP16), specifically with MMA shape 16x8x128. This affects precisions including fp8\_e5m2, fp8\_e4m3, fp16, bf16, and int8, when performing GEMM operations where any of the M, N, or K dimensions are not divisible by 16. The miscompiled code can result in runtime errors such as "illegal memory access" on SM80, SM90, and SM100 architectures. Workaround: To avoid this issue, compile with the flag: -Xptxas -00. We are actively working to fix this issue in an upcoming release.

# Chapter 5. Deprecated or Dropped Features

## 5.1. General CUDA

NVTX v2 has been removed from CUDA Toolkit after being previously deprecated. Migrate to NVTX v3 by changing your code from #include <nvtoolsext.h> to #include "nvtx3/ nvtoolsext.h", which is included in the toolkit. The latest NVTX version and extensions are available here.

## 5.2. Deprecated Architectures

Maxwell, Pascal, and Volta architectures are now feature-complete with no further enhancements planned. While CUDA Toolkit 12.x series will continue to support building applications for these architectures, offline compilation and library support will be removed in the next major CUDA Toolkit version release. Users should plan migration to newer architectures, as future toolkits will be unable to target Maxwell, Pascal, and Volta GPUs.

# 5.3. Deprecated or Dropped Operating Systems

▶ CUDA Toolkit 12.9 will be the final CUDA release with official support for Ubuntu 20.04.

# 5.4. Deprecated CUDA Toolchain

Support for the ICC 2021.7 host compiler is deprecated in release 12.9 and will be removed in a future release.

# Chapter 6. CUDA Libraries

This section covers CUDA Libraries release notes for 12.x releases.

CUDA Math Libraries toolchain uses C++11 features, and a C++11-compatible standard library (libstdc++ >= 20150422) is required on the host.

## 6.1. cuBLAS Library

### 6.1.1. cuBLAS: Release 12.9

### New Features

- We have introduced support for independent batch pointers in Matrix Multiplication operations within the cuBLASLt API. This feature, previously available only in the cuBLAS gemmEx API, now enables pointer array batch support for low precision data types. Note that there is currently limited support for fused epilogues.
- We have added support for new scaling modes on Hopper (sm\_90), including outer vector (per-channel/per-row), per-128-element, and per-128x128-block. Note that there is currently limited support for fused epilogues.
- We have enabled up to a 3x speedup and improved energy efficiency in compute-bound instances of FP32 matrix multiplication by using emulated FP32 with the BF16x9 algorithm. This feature is available on a subset of Blackwell GPUs. For more details, click here. To enable FP32 emulation, refer to the CUDA library samples. Note that non-numbers (NaNs, Infs, etc.) are treated as interchangeable error indicators.
- Known Issues
  - cublasLtMatmul ignores user-specified Aux data types for ReLU epilogues and defaults to using a bitmask. The correct behavior is to return an error if an invalid Aux data type is specified by the user for ReLU epilogues. [CUB-7984]
- Deprecations
  - ▶ In a future release, cuBLAS will enforce 256-byte alignment for workspace memory.
  - In an upcoming release, cuBLAS will return CUBLAS\_STATUS\_NOT\_SUPPORTED if any of the following descriptor attributes are set but the corresponding scale is not supported:
    - CUBLASLT\_MATMUL\_DESC\_A\_SCALE\_POINTER
    - CUBLASLT\_MATMUL\_DESC\_B\_SCALE\_POINTER

- CUBLASLT\_MATMUL\_DESC\_D\_SCALE\_POINTER
- CUBLASLT\_MATMUL\_DESC\_D\_OUT\_SCALE\_POINTER
- ► CUBLASLT\_MATMUL\_DESC\_EPILOGUE\_AUX\_SCALE\_POINTER

This behavior is already enforced for non-narrow precision matmuls, and will soon apply to narrow precision matmuls when a scale is set for a non-narrow precision tensor.

Share feedback on upcoming deprecations by posting on the NVIDIA Developer Forums or by emailing us at: Math-Libs-Feedback@nvidia.com.

### 6.1.2. cuBLAS: Release 12.8

#### New Features

- Added support for NVIDIA Blackwell GPU architecture.
- Extended the cuBLASLt API to support micro-scaled 4-bit and 8-bit floating-point mixedprecision tensor core-accelerated matrix multiplication for compute capability 10.0 (Blackwell) and higher. Extensions include:
  - CUDA\_R\_4F\_E2M1: Integration with CUDA\_R\_UE4M3 scales and 16-element scaling blocks.
  - CUDA\_R\_8F variants: Compatibility with CUDA\_R\_UE8 scales and 32-element scaling blocks.
  - ► FP8 Matmul Attribute extensions
    - ▶ Support for block-scaled use cases with scaling factor tensors instead of scalars.
    - Ability to compute scaling factors dynamically for output tensors when the output is a 4-bit or 8-bit floating-point data type.
- Introduced initial support for CUDA in Graphics (CIG) on Windows x64 for NVIDIA Ampere GPU architecture and Blackwell GeForce-class GPUs. CIG contexts are now auto-detected, and cuBLAS selects kernels that comply with CIG shared memory usage limits.
- > Performance improvement on all Hopper GPUs for non-aligned INT8 matmuls.

#### Resolved Issues

The use of cublasLtMatmul with CUBLASLT\_EPILOGUE\_BGRAD {A, B} epilogue allowed the output matrix to be in CUBLASLT\_ORDER\_ROW layout, which led to incorrectly computed bias gradients. This layout is now disallowed when using CUBLASLT\_EPILOGUE\_BGRAD {A, B} epilogue. [4910924]

#### Deprecations

► The experimental feature for Atomics Synchronization along rows (CUBLASLT\_MATMUL\_DESC\_ATOMIC\_SYNC\_NUM\_CHUNKS\_D\_ROWS) or columns (CUBLASLT\_MATMUL\_DESC\_ATOMIC\_SYNC\_NUM\_CHUNKS\_D\_COLS) of the output matrix is now deprecated. The functional implementation is still available but not performant and will be removed in a future release.

### 6.1.3. cuBLAS: Release 12.6 Update 2

### New Features

performance Broad improvement on all Hopper GPUs for FP8. FP16 and BF16 matmuls. This improvement also includes the following fused epilogues CUBLASLT\_EPILOGUE\_BIAS, CUBLASLT\_EPILOGUE\_RELU, CUBLASLT\_EPILOGUE\_RELU\_BIAS, CUBLASLT\_EPILOGUE\_RELU\_AUX, CUBLASLT\_EPILOGUE\_RELU\_AUX\_BIAS, CUBLASLT\_EPILOGUE\_GELU, and CUBLASLT\_EPILOGUE\_GELU\_BIAS.

### Known Issues

- cuBLAS in multi context scenarios may hang with R535 Driver for version below <535.91.</li>
   [CUB-7024]
- Users may observe suboptimal performance on Hopper GPUs for FP64 GEMMs. A potential workaround is to conditionally turn on swizzling. To do this, users can take the algo returned via cublasLtMatmulAlgoGetHeuristic and query if swizzling can be enabled by calling cublasLtMatmulAlgoCapGetAttribute with CUBLASLT\_ALGO\_CAP\_CTA\_SWIZZLING\_SUPPORT. If swizzling is supported, you can enable swizzling by calling cublasLtMatmulAlgoConfigSetAttribute with CUBLASLT\_ALGO\_CONFIG\_CTA\_SWIZZLING. [4872420]

### Resolved Issues

- cublasLtMatmul could ignore the user specified Bias or (CUBLASLT\_MATMUL\_DESC\_BIAS\_DATA\_TYPE Aux data types and CUBLASLT\_MATMUL\_DESC\_EPILOGUE\_AUX\_DATA\_TYPE) for FP8 matmul operations if these data types do not match the documented limitations in *cublasLtMatmulDescAttributes\_t* <https://docs.nvidia.com/cuda/cublas/#cublasItmatmuldescattributes-t>\_\_. [44750343. 4801528]
- Setting CUDA\_MODULE\_LOADING to EAGER could lead to longer library load times on Hopper GPUs due to JIT compilation of PTX kernels. This can be mitigated by setting this environment variable to LAZY. [4720601]
- cublasLtMatmul with INT8 inputs, INT32 accumulation, INT8 outputs, and FP32 scaling factors could have produced numerical inaccuracies when a splitk reduction was used. [4751576]

### 6.1.4. cuBLAS: Release 12.6 Update 1

### Known Issues

- cublasLtMatmul could specified Bias ignore the user or types (CUBLASLT\_MATMUL\_DESC\_BIAS\_DATA\_TYPE and Aux data CUBLASLT\_MATMUL\_DESC\_EPILOGUE\_AUX\_DATA\_TYPE) for FP8 matmul operations if these data types do not match the documented limitations in cublasLtMatmulDescAttributes t. [4750343]
- Setting CUDA\_MODULE\_LOADING to EAGER could lead to longer library load times on Hopper GPUs due to JIT compilation of PTX kernels. This can be mitigated by setting this environment variable to LAZY. [4720601]
- cublasLtMatmul with INT8 inputs, INT32 accumulation, INT8 outputs, and FP32 scaling factors may produce accuracy issues when a splitk reduction is used. To workaround

this issue, you can use cublasLtMatmulAlgoConfigSetAttribute to set the reduction scheme to none and set the splitk value to 1. [4751576]

### 6.1.5. cuBLAS: Release 12.6

### Known Issues

- Computing matrix multiplication and an epilogue with INT8 inputs, INT8 outputs, and FP32 scaling factors can have numerical errors in cases when a second kernel is used to compute the epilogue. This happens because the first GEMM kernel converts the intermediate result from FP32 into INT8 and stores it for the subsequent epilogue kernel to use. If a value is outside of the range of INT8 before the epilogue and the epilogue would bring it into the range of INT8, there will be numerical errors. This issue has existed since before CUDA 12 and there is no known workaround. [CUB-6831]
- cublasLtMatmul specified could Bias ignore the user or (CUBLASLT\_MATMUL\_DESC\_BIAS\_DATA\_TYPE and Aux data types CUBLASLT\_MATMUL\_DESC\_EPILOGUE\_AUX\_DATA\_TYPE) for FP8 matmul operations if these data types do not match the documented limitations in cublasLtMatmulDescAttributes\_t. [4750343]

#### Resolved Issues

- cublasLtMatmul produced incorrect results when data types of matrices A and B were different FP8 (for example, A is CUDA\_R\_8F\_E4M3 and B is CUDA\_R\_8F\_E5M2) and matrix D layout was CUBLASLT\_ORDER\_ROW. [4640468]
- cublasLt may return not supported on Hopper GPUs in some cases when A, B, and C are of type CUDA\_R\_8I and the compute type is CUBLAS\_COMPUTE\_32I. [4381102]
- cuBLAS could produce floating point exceptions when running GEMM with K equal to 0. [4614629]

### 6.1.6. cuBLAS: Release 12.5 Update 1

#### New Features

 Performance improvement to matrix multiplication targeting large language models, specifically for small batch sizes on Hopper GPUs.

### Known Issues

- The bias epilogue (without ReLU or GeLU) may be not supported on Hopper GPUs for strided batch cases. A workaround is to implement batching manually. This will be fixed in a future release.
- cublasGemmGroupedBatchedEx and cublas<t>gemmGroupedBatched have large CPU overheads. This will be addressed in an upcoming release.

#### Resolved Issues

Under rare circumstances, executing SYMM/HEMM concurrently with GEMM on Hopper GPUs might have caused race conditions in the host code, which could lead to an Illegal Memory Access CUDA error. [4403010]  cublasLtMatmul could produce an Illegal Instruction CUDA error on Pascal GPUs under the following conditions: batch is greater than 1, and beta is not equal to 0, and the computations are out-of-place (C != D). [4566993]

### 6.1.7. cuBLAS: Release 12.5

### New Features

- cuBLAS adds an experimental API to support mixed precision grouped batched GEMMs. This enables grouped batched GEMMs with FP16 or BF16 inputs/outputs with the FP32 compute type. Refer to cublasGemmGroupedBatchedEx for more details.
- Known Issues
  - cublasLtMatmul ignores inputs to CUBLASLT\_MATMUL\_DESC\_D\_SCALE\_POINTER and CUBLASLT\_MATMUL\_DESC\_EPILOGUE\_AUX\_SCALE\_POINTER if the elements of the respective matrix are not of FP8 types.

### Resolved Issues

- cublasLtMatmul ignored the mismatch between the provided scale type and the implied by the documentation, assuming the latter. For instance, an unsupported configuration of cublasLtMatmul with the scale type being FP32 and all other types being FP16 would run with the implicit assumption that the scale type is FP16 and produce incorrect results.
- cuBLAS SYMV failed for large n dimension: 131072 and above for ssymv, 92673 and above for csymv and dsymv, and 65536 and above for zsymv.

### 6.1.8. cuBLAS: Release 12.4 Update 1

### Known Issues

- Setting a cuBLAS handle stream to cudaStreamPerThread and setting the workspace via cublasSetWorkspace will cause any subsequent cublasSetWorkspace calls to fail. This will be fixed in an upcoming release.
- cublasLtMatmul ignores mismatches between the provided scale type and the scale type implied by the documentation and assumes the latter. For example, an unsupported configuration of cublasLtMatmul with the scale type being FP32 and all other types being FP16 would run with the implicit assumption that the scale type is FP16 which can produce incorrect results. This will be fixed in an upcoming release.

#### Resolved Issues

- cublasLtMatmul ignored the CUBLASLT\_MATMUL\_DESC\_AMAX\_D\_POINTER for unsupported configurations instead of returning an error. In particular, computing absolute maximum of D is currently supported only for FP8 Matmul when the output data type is also FP8 (CUDA\_R\_8F\_E4M3 or CUDA\_R\_8F\_E5M2).
- Reduced host-side overheads for some of the cuBLASLt APIs: cublasLtMatmul(), cublasLtMatmulAlgoCheck(), and cublasLtMatmulAlgoGetHeuristic(). The issue was introduced in CUDA Toolkit 12.4.
- cublasLtMatmul() and cublasLtMatmulAlgoGetHeuristic() could have resulted in floating point exceptions (FPE) on some Hopper-based GPUs, including Multi-Instance GPU (MIG). The issue was introduced in cuBLAS 11.8.

### 6.1.9. cuBLAS: Release 12.4

### New Features

cuBLAS adds experimental APIs to support grouped batched GEMM for single precision and double precision. Single precision also supports the math mode, CUBLAS\_TF32\_TENSOR\_OP\_MATH. Grouped batch mode allows you to concurrently solve GEMMs of different dimensions (m, n, k), leading dimensions (Ida, Idb, Idc), transpositions (transa, transb), and scaling factors (alpha, beta). Please see gemmGroupedBatched for more details.

#### Known Issues

- When the current context has been created using cuGreenCtxCreate(), cuBLAS does not properly detect the number of SMs available. The user may provide the corrected SM count to cuBLAS using an API such as cublasSetSmCountTarget().
- BLAS level 2 and 3 functions might not treat alpha in a BLAS compliant manner when alpha is zero and the pointer mode is set to CUBLAS\_POINTER\_MODE\_DEVICE. This is the same known issue documented in cuBLAS 12.3 Update 1.
- cublasLtMatmul with K equals 1 and epilogue CUBLASLT\_EPILOGUE\_D{RELU, GELU}\_BGRAD could out-of-bound access the workspace. The issue exists since cuBLAS 11.3 Update 1.
- cublasLtMatmul with K equals 1 and epilogue CUBLASLT\_EPILOGUE\_D{RELU, GELU} could produce illegal memory access if no workspace is provided. The issue exists since cuBLAS 11.6.
- When captured in CUDA Graph stream capture, cuBLAS routines can create memory nodes through the use of stream-ordered allocation APIs, cudaMallocAsync and cudaFreeAsync. However, as there is currently no support for memory nodes in child graphs or graphs launched from the device, attempts to capture cuBLAS routines in such scenarios may fail. To avoid this issue, use the cublasSetWorkspace() function to provide user-owned workspace memory.

### 6.1.10. cuBLAS: Release 12.3 Update 1

### New Features

Improved performance of heuristics cache for workloads that have a high eviction rate.

#### Known Issues

BLAS level 2 and 3 functions might not treat alpha in a BLAS compliant manner when alpha is zero and the pointer mode is set to CUBLAS\_POINTER\_MODE\_DEVICE. The expected behavior is that the corresponding computations would be skipped. You may encounter the following issues: (1) HER{,2,X,K,2K} may zero the imaginary part on the diagonal elements of the output matrix; and (2) HER{,2,X,K,2K}, SYR{,2,X,K,2K} and others may produce NaN resulting from performing computation on matrices A and B which would otherwise be skipped. If strict compliance with BLAS is required, the user may manually check for alpha value before invoking the functions or switch to CUBLAS\_POINTER\_MODE\_HOST.

### Resolved Issues

cuBLASLt matmul operations might have computed the output incorrectly under the following conditions: the data type of matrices A and B is FP8, the data type of matrices C and D is FP32, FP16, or BF16, the beta value is 1.0, the C and D matrices are the same, the epilogue contains GELU activation function.

- When an application compiled with cuBLASLt from CUDA Toolkit 12.2 update 1 or earlier runs with cuBLASLt from CUDA Toolkit 12.2 update 2 or CUDA Toolkit 12.3, matrix multiply descriptors initialized using cublasLtMatmulDescInit() sometimes did not respect attribute changes using cublasLtMatmulDescSetAttribute().
- Fixed creation of cuBLAS or cuBLASLt handles on Hopper GPUs under the Multi-Process Service (MPS).
- cublasLtMatmul with K equals 1 and epilogue CUBLASLT\_EPILOGUE\_BGRAD{A, B} might have returned incorrect results for the bias gradient.

### 6.1.11. cuBLAS: Release 12.3

### New Features

▶ Improved performance on NVIDIA L40S Ada GPUs.

### Known Issues

- cuBLASLt matmul operations may compute the output incorrectly under the following conditions: the data type of matrices A and B is FP8, the data type of matrices C and D is FP32, FP16, or BF16, the beta value is 1.0, the C and D matrices are the same, the epilogue contains GELU activation function.
- When an application compiled with cuBLASLt from CUDA Toolkit 12.2 update 1 or earlier runs with cuBLASLt from CUDA Toolkit 12.2 update 2 or later, matrix multiply descriptors initialized using cublasLtMatmulDescInit() may not respect attribute changes using cublasLtMatmulDescSetAttribute(). To workaround this issue, create the matrix multiply descriptor using cublasLtMatmulDescCreate() instead of cublasLtMatmulDescInit(). This will be fixed in an upcoming release.

### 6.1.12. cuBLAS: Release 12.2 Update 2

### New Features

cuBLASLt will now attempt to decompose problems that cannot be run by a single gemm kernel. It does this by partitioning the problem into smaller chunks and executing the gemm kernel multiple times. This improves functional coverage for very large m, n, or batch size cases and makes the transition from the cuBLAS API to the cuBLASLt API more reliable.

#### Known Issues

 cuBLASLt matmul operations may compute the output incorrectly under the following conditions: the data type of matrices A and B is FP8, the data type of matrices C and D is FP32, FP16, or BF16, the beta value is 1.0, the C and D matrices are the same, the epilogue contains GELU activation function.

### 6.1.13. cuBLAS: Release 12.2

#### Known Issues

- cuBLAS initialization fails on Hopper architecture GPUs when MPS is in use with CUDA\_MPS\_ACTIVE\_THREAD\_PERCENTAGE set to a value less than 100%. There is currently no workaround for this issue.
- ► Some Hopper kernels produce incorrect results for batched matmuls with CUBLASLT\_EPILOGUE\_RELU\_BIAS or CUBLASLT\_EPILOGUE\_GELU\_BIAS and a non-zero CUBLASLT\_MATMUL\_DESC\_BIAS\_BATCH\_STRIDE. The kernels apply the first batch's bias vector to all batches. This will be fixed in a future release.

### 6.1.14. cuBLAS: Release 12.1 Update 1

### New Features

- Support for FP8 on NVIDIA Ada GPUs.
- Improved performance on NVIDIA L4 Ada GPUs.
- Introduced an API that instructs the cuBLASLt library to not use some CPU instructions. This is useful in some rare cases where certain CPU instructions used by cuBLASLt heuristics negatively impact CPU performance. Refer to https://docs.nvidia.com/cuda/cublas/index. html#disabling-cpu-instructions.

#### Known Issues

When creating a matrix layout using the cublasLtMatrixLayoutCreate() function, the object pointed at by cublasLtMatrixLayout\_t is smaller than cublasLtMatrixLayoutOpaque\_t (but enough to hold the internal structure). As a result, the object should not be dereferenced or copied explicitly, as this might lead to out of bound accesses. If one needs to serialize the layout or copy it, it is recommended to manually allocate an object of size sizeof(cublasLtMatrixLayoutOpaque\_t) bytes, and initialize it using cublasLtMatrixLayoutInit() function. The same applies to cublasLt-MatmulDesc\_t and cublasLtMatrixTransformDesc\_t. The issue will be fixed in future releases by ensuring that cublasLtMatrixLayoutCreate() allocates at least sizeof(cublasLtMatrixLayoutOpaque\_t) bytes.

### 6.1.15. cuBLAS: Release 12.0 Update 1

#### ► New Features

- ▶ Improved performance on NVIDIA H100 SXM and NVIDIA H100 PCIe GPUs.
- Known Issues
  - For optimal performance on NVIDIA Hopper architecture, cuBLAS needs to allocate a bigger internal workspace (64 MiB) than on the previous architectures (8 MiB). In the current and previous releases, cuBLAS allocates 256 MiB. This will be addressed in a future release. A possible workaround is to set the CUBLAS\_WORKSPACE\_CONFIG environment variable to :32768:2 when running cuBLAS on NVIDIA Hopper architecture.

#### Resolved Issues

- Reduced cuBLAS host-side overheads caused by not using the cublasLt heuristics cache. This began in the CUDA Toolkit 12.0 release.
- > Added forward compatible single precision complex GEMM that does not require workspace.

### 6.1.16. cuBLAS: Release 12.0

### New Features

- cublasLtMatmul now supports FP8 with a non-zero beta.
- ► Added int64 APIs to enable larger problem sizes; refer to 64-bit integer interface.
- > Added more Hopper-specific kernels for cublasLtMatmul with epilogues:
  - CUBLASLT\_EPILOGUE\_BGRAD{A,B}
  - > CUBLASLT\_EPILOGUE\_{RELU,GELU}\_AUX
  - CUBLASLT\_EPILOGUE\_D{RELU,GELU}
- Improved Hopper performance on arm64-sbsa by adding Hopper kernels that were previously supported only on the x86\_64 architecture for Windows and Linux.

### Known Issues

There are no forward compatible kernels for single precision complex gemms that do not require workspace. Support will be added in a later release.

### Resolved Issues

- Fixed an issue on NVIDIA Ampere architecture and newer GPUs where cublasLtMatmul with epilogue CUBLASLT\_EPILOGUE\_BGRAD{A, B} and a nontrivial reduction scheme (that is, not CUBLASLT\_REDUCTION\_SCHEME\_NONE) could return incorrect results for the bias gradient.
- cublasLtMatmul for gemv-like cases (that is, m or n equals 1) might ignore bias with the CUBLASLT\_EPILOGUE\_RELU\_BIAS and CUBLASLT\_EPILOGUE\_BIAS epilogues.

### Deprecations

- ▶ Disallow including cublas.h and cublas\_v2.h in the same translation unit.
- ▶ Removed:
  - CUBLAS\_MATMUL\_STAGES\_16x80 and CUBLAS\_MATMUL\_STAGES\_64x80 from cublasLtMatmulStages\_t. No kernels utilize these stages anymore.
  - cublasLt3mMode\_t, CUBLASLT\_MATMUL\_PREF\_MATH\_MODE\_MASK, and CUBLASLT\_MATMUL\_PREF\_GAUSSIAN\_MODE\_MASK from cublasLtMatmulPreferenceAttributes\_t. Instead, use the corresponding flags from cublasLtNumericalImplFlags\_t.
  - CUBLASLT\_MATMUL\_PREF\_POINTER\_MODE\_MASK, CUBLASLT\_MATMUL\_PREF\_EPILOGUE\_MASK, and CUBLASLT\_MATMUL\_PREF\_SM\_COUNT\_TARGET from cublasLtMatmulPreferenceAttributes\_t. The corresponding parameters are taken directly from cublasLtMatmulDesc\_t.
  - CUBLASLT\_POINTER\_MODE\_MASK\_NO\_FILTERING from cublasLtPointerMode-Mask\_t. This mask was only applicable to CUBLASLT\_MATMUL\_PREF\_MATH\_MODE\_MASK which was removed.

# 6.2. cuFFT Library

### 6.2.1. cuFFT: Release 12.9

### Deprecations

- Maxwell, Pascal, and Volta support in cuFFT is deprecated and will be removed in an upcoming CUDA release.
- The versioned symbol \_\_cufftXtSetJITCallback\_12\_7 is deprecated and will be removed in an upcoming CUDA release.
- ► Link-time optimized (LTO) cuFFT kernels currently require nvJitLink for finalization. An upcoming release will add NVRTC as an additional requirement for generating LTO kernels.

#### Resolved Issues

Fixed workspace calculation: the required workspace is now zero for most small sizes that can be factored into small prime numbers.

### 6.2.2. cuFFT: Release 12.8

#### New Features

> Added support for the NVIDIA Blackwell GPU architecture.

### Deprecations

The static library libcufft\_static\_nocallback.a is deprecated and scheduled for removal in a future release. Users should migrate to libcufft\_static.a, as both libraries provide equivalent functionality following the introduction of LTO callbacks in cuFFT with CUDA Toolkit 12.6 Update 2.

#### Known Issues

- SM120 is only supported via PTX JIT for legacy callback kernels. As a result, non-LTO device callback code intended to be linked with libcufft\_static.a must be compiled to PTX, not SASS.
- Large applications (over 2 GB in total binary size) linking against the static cuFFT libraries (libcufft\_static.a, libcufft\_static\_nocallback.a) in x86\_64 systems without using the -mcmodel=medium flag will run into linking errors (For example: .gcc\_except\_table relocation R\_X86\_64\_PC32 out of range; references DW. ref.\_ZTI13cufftResult\_t) This issue will be fixed in an upcoming release.

Existing workarounds include:

- Building or linking the application with -mcmodel=medium flag
- Using readelf to analyze the libcufft\_static.a symbols, it is possible to move the reference ref.\_ZTI13cufftResult\_t from the large data section . ldata.DW.ref.\_ZTI13cufftResult\_t to the non-large data section .data.DW. ref.\_ZTI13cufftResult\_t

### 6.2.3. cuFFT: Release 12.6 Update 2

### New Features

- Introduced LTO callbacks as a replacement for the deprecated legacy callbacks. LTO callbacks offer:
  - Additional performance vs. legacy callbacks
  - ▶ Support for callbacks on Windows and on dynamic (shared) libraries

See the cuFFT documentation page for more information.

#### Resolved Issues

▶ Several issues present in the cuFFT LTO EA preview binary have been addressed.

### Deprecations

 cuFFT LTO EA, our preview binary for LTO callback support, is deprecated and will be removed in a future release.

### 6.2.4. cuFFT: Release 12.6

### Known Issues

FFT of size 1 with istride/ostride > 1 is currently not supported for FP16. There is a known memory issue for this use case in CTK 12.1 or before. A CUFFT\_INVALID\_SIZE error is thrown in CTK 12.2 or after. [4662222]

### 6.2.5. cuFFT: Release 12.5

### New Features

- Added Just-In-Time Link-Time Optimized (JIT LTO) kernels for improved performance in R2C and C2R FFTs for many sizes.
  - We recommend testing your R2C / C2R use cases with and without JIT LTO kernels and comparing the resulting performance. You can enable JIT LTO kernels using the per-plan properties cuFFT API.

### 6.2.6. cuFFT: Release 12.4 Update 1

### Resolved Issues

A routine from the cuFFT LTO EA library was mistakenly included in the cuFFT Advanced API header file (cufftXt.h) in CUDA 12.4. This routine has now been removed from the header.

### 6.2.7. cuFFT: Release 12.4

### New Features

- Added Just-In-Time Link-Time Optimized (JIT LTO) kernels for improved performance in FFTs with 64-bit indexing.
- Added per-plan properties to the cuFFT API. These new routines can be leveraged to give users more control over the behavior of cuFFT. Currently they can be used to enable JIT LTO kernels for 64-bit FFTs.
- Improved accuracy for certain single-precision (fp32) FFT cases, especially involving FFTs for larger sizes.

#### Known Issues

A routine from the cuFFT LTO EA library was added by mistake to the cuFFT Advanced API header (cufftXt.h). This routine is not supported by cuFFT, and will be removed from the header in a future release.

### Resolved Issues

- Fixed an issue that could cause overwriting of user data when performing out-of-place realto-complex (R2C) transforms with user-specified output strides (i.e. using the ostride component of the Advanced Data Layout API).
- Fixed inconsistent behavior between libcufftw and FFTW when both inembed and onembed are nullptr / NULL. From now on, as in FFTW, passing nullptr / NULL as inembed/ onembed parameter is equivalent to passing n, that is, the logical size for that dimension.

### 6.2.8. cuFFT: Release 12.3 Update 1

#### Known Issues

Executing a real-to-complex (R2C) or complex-to-real (C2R) plan in a context different to the one used to create the plan could cause undefined behavior. This issue will be fixed in an upcoming release of cuFFT.

#### Resolved Issues

Complex-to-complex (C2C) execution functions (cufftExec and similar) now properly errorout in case of error during kernel launch, for example due to a missing CUDA context.

### 6.2.9. cuFFT: Release 12.3

#### New Features

- > Callback kernels are more relaxed in terms of resource usage, and will use fewer registers.
- Improved accuracy for double precision prime and composite FFT sizes with factors larger than 127.
- ▶ Slightly improved planning times for some FFT sizes.

### 6.2.10. cuFFT: Release 12.2

### New Features

- cufftSetStream can be used in multi-GPU plans with a stream from any GPU context, instead of from the primary context of the first GPU listed in cufftXtSetGPUs.
- Improved performance of 1000+ of FFTs of sizes ranging from 62 to 16380. The improved performance spans hundreds of single precision and double precision cases for FFTs with contiguous data layout, across multiple GPU architectures (from Maxwell to Hopper GPUs) via PTX JIT.
- ▶ Reduced the size of the static libraries when compared to cuFFT in the 12.1 release.

### Resolved Issues

- cuFFT no longer exhibits a race condition when threads simultaneously create and access plans with more than 1023 plans alive.
- cuFFT no longer exhibits a race condition when multiple threads call cufftXtSetGPUs concurrently.

### 6.2.11. cuFFT: Release 12.1 Update 1

### Known Issues

- cuFFT exhibits a race condition when one thread calls cufftCreate (or cufftDestroy) and another thread calls any API (except cufftCreate or cufftDestroy), and when the total number of plans alive exceeds 1023.
- cuFFT exhibits a race condition when multiple threads call cufftXtSetGPUs concurrently on different plans.

### 6.2.12. cuFFT: Release 12.1

### New Features

Improved performance on Hopper GPUs for hundreds of FFTs of sizes ranging from 14 to 28800. The improved performance spans over 542 cases across single and double precision for FFTs with contiguous data layout.

### Known Issues

- Starting from CUDA 11.8, CUDA Graphs are no longer supported for callback routines that load data in out-of-place mode transforms. An upcoming release will update the cuFFT callback implementation, removing this limitation. cuFFT deprecated callback functionality based on separate compiled device code in cuFFT 11.4.
- Resolved Issues
  - cuFFT no longer produces errors with compute-sanitizer at program exit if the CUDA context used at plan creation was destroyed prior to program exit.

### 6.2.13. cuFFT: Release 12.0 Update 1

### Resolved Issues

▶ Scratch space requirements for multi-GPU, single-batch, 1D FFTs were reduced.

### 6.2.14. cuFFT: Release 12.0

### New Features

 PTX JIT kernel compilation allowed the addition of many new accelerated cases for Maxwell, Pascal, Volta and Turing architectures.

### Known Issues

 cuFFT plan generation time increases due to PTX JIT compiling. Refer to Plan Initialization TIme.

### Resolved Issues

 cuFFT plans had an unintentional small memory overhead (of a few kB) per plan. This is resolved.

## 6.3. cuSOLVER Library

### 6.3.1. cuSOLVER: Release 12.9

### Known Issues

The supported input matrix size for cusolverDnXsyevd, cusolverDnXsyevdx, cusolverDnXsyevBatched, cusolverDn<t>syevd, and cusolverDn<t>syevdx is limited to n <= 32768. This limitation also applies to routines that share the same internal implementation, including cusolverDnXgesvdr, cusolverDnXgesvdp, cusolverDn<t>sygvd, cusolverDn<t>sygvdx, and cusolverDn<t>gesvdaStridedBatched.

### 6.3.2. cuSOLVER: Release 12.8

#### New Features

- cusolverDn{SDCZ}sytrf and cusolverDnXsytrs now support symmetric factorization without pivoting when the input pivot array devIpiv=NULL, providing improved performance.
- cusolver{DZ}gesvdaStridedBatched now offers improved accuracy and performance for a wide range of problems.
- cusolver {SDCZ}gesvdaStridedBatched now returns the number of leading valid singular values and vectors in case of a convergence failure.

#### Resolved Issues

Fixed an issue with cusolverDnXsyevBatched when using cuComplex or cuDoubleComplex with a batch size of at least two, where an incorrect result could be returned if the workspace was not initialized to zero upon entry.

### Deprecations

- The following APIs in cuSOLVERSp and cuSOLVERRf include deprecation warning in 12.8 [4674686]:
  - cusolverSp{SDCZ}csrlsvluHost
  - cusolverSp{SDCZ}csrlsvcholHost
  - cusolverSp{SDCZ}csrlsvchol
  - cusolverRfSetupHost
  - cusolverRfSetupDevice
  - cusolverRfResetValues
  - cusolverRfAnalyze
  - cusolverRfRefactor
  - cusolverRfAccessBundledFactorsDevice
  - cusolverRfExtractBundledFactorsHost
  - cusolverRfExtractSplitFactorsHost
  - cusolverRfSolve

The deprecation warning can be removed by adding a compiler flag -DDISABLE\_CUSOLVER\_DEPRECATED.

Users are encouraged to use the cuDSS library for better performance and ongoing support. Refer to the cuDSS samples for the transition.

### 6.3.3. cuSOLVER: Release 12.6 Update 2

### New Features

- ▶ New API cusolverDnXgeev to solve non-Hermitian eigenvalue problems.
- New API cusolverDnXsyevBatched to solve uniform batched Hermitian eigenvalue problems.

### 6.3.4. cuSOLVER: Release 12.6

### New Features

Performance improvements of cusolverDnXgesvdp().

## 6.3.5. cuSOLVER: Release 12.5 Update 1

#### Resolved Issues

The potential out-of-bound accesses on bufferOnDevice by calls of cusolverDnXlarft have been resolved.

### 6.3.6. cuSOLVER: Release 12.5

### New Features

- Performance improvements of cusolverDnXgesvd and cusolverDn<t>gesvd if jobu != 'N' or jobvt != 'N'.
- Performance improvements of cusolverDnXgesvdp if jobz = CU-SOLVER\_EIG\_MODE\_NOVECTOR.
- Lower workspace requirement of cusolverDnXgesvdp for tall-and-skinny-matrices.

### Known Issues

With CUDA Toolkit 12.4 Update 1, values ldt > k in calls of cusolverDnXlarft can result in out-of-bound memory accesses on bufferOnDevice. As a workaround it is possible to allocate a larger device workspace buffer of size workspaceInBytesOnDevice=ALIGN\_32((ldt\*k + n\*k)\*sizeofCudaDataType(dataTypeT)), with

```
auto ALIGN_32=[](int64_t val) {
    return ((val + 31)/32)*32;
};
```

```
,,
```

and

```
auto sizeofCudaDataType=[](cudaDataType dt) {
    if (dt == CUDA_R_32F) return sizeof(float);
    if (dt == CUDA_R_64F) return sizeof(double);
    if (dt == CUDA_C_32F) return sizeof(cuComplex);
    if (dt == CUDA_C_64F) return sizeof(cuDoubleComplex);
};
```

### 6.3.7. cuSOLVER: Release 12.4 Update 1

#### New Features

- The performance of cusolverDnXlarft has been improved. For large matrices, the speedup might exceed 100x. The performance on H100 is now consistently better than on A100. The change in cusolverDnXlarft also results in a modest speedup in cusolverDn<t>ormqr, cusolverDnXlarft also results in a modest speedup in cusolverDn<t>ormqr, cusolverDn<t>ormtr, and cusolverDnXsyevd.
- The performance of cusolverDnXgesvd when singular vectors are sought has been improved. The job configuration that computes both left and right singular vectors is up to 1.5x faster.

### Resolved Issues

cusolverDnXtrtri\_bufferSize now returns the correct workspace size in bytes.

### Deprecations

Using long-deprecated cusolverDnPotrf, cusolverDnPotrs, cusolverDnGeqrf, cusolverDnGetrf, cusolverDnGetrs, cusolverDnSyevd, cusolverDnSyevdx, cusolverDnGesvd, and their accompanying bufferSize functions will result in a deprecation warning. The warning can be turned off by using the -DDISABLE\_CUSOLVER\_DEPRECATED flag while compiling; however, users should use cusolverDnXpotrf, cusolverDnXpotrs, cusolverDnXgeqrf, cusolverDnXgetrf, cusolverDnXgetrs, cusolverDnXsyevdx, cusolverDnXsyevdx, cusolverDnXgetr6, and the corresponding bufferSize functions instead.

### 6.3.8. cuSOLVER: Release 12.4

### New Features

cusolverDnXlarft and cusolverDnXlarft\_bufferSize APIs were introduced. cusolverDnXlarft forms the triangular factor of a real block reflector, while cusolverDnXlarft\_bufferSize returns its required workspace sizes in bytes.

#### Known Issues

cusolverDnXtrtri\_bufferSize ` returns an incorrect required device workspace size. As a workaround the returned size can be multiplied by the size of the data type (for example, 8 bytes if matrix A is of type double) to obtain the correct workspace size.

### 6.3.9. cuSOLVER: Release 12.2 Update 2

#### Resolved Issues

Fixed an issue with cusolverDn<t>gesvd(), cusolverDnGesvd(), and cusolverDnXgesvd(), which could cause wrong results for matrices larger than 18918 if jobu or jobvt was unequal to 'N'.

### 6.3.10. cuSOLVER: Release 12.2

- A new API to ensure deterministic results or allow non-deterministic results for improved performance. See cusolverDnSetDeterministicMode() and cusolverDnGetDeterministicMode(). Affected functions are: cusolverDn<t>geqrf(), cusolverDn<t>geqrf(), cusolverDn<t>syevd(), cusolverDn<t>gesvdj(), cusolverDn<t>gesvdj(), cusolverDnXgeqrf(), cusolverDnXgevdx(), cusolverD
- Known Issues
  - Concurrent executions of cusolverDn<t>getrf() or cusolverDnXgetrf() in different non-blocking CUDA streams on the same device might result in a deadlock.

# 6.4. cuSPARSE Library

### 6.4.1. cuSPARSE: Release 12.9

### Known Issues

- cusparseCsr2cscEx2 produces incorrect results when any of the input matrix dimensions are zero (m=0 or n=0).[CUSPARSE-2319]
- Mixed-precision computation in SpMV and SpMM produces incorrect results. [CUSPARSE-2349]
- Many cuSPARSE routines require 16-byte alignment for batch strides, including matrix index, column, and value batch strides.

### 6.4.2. cuSPARSE: Release 12.8

### New Features

- Added support for NVIDIA Blackwell GPUs with significant performance improvements in sparse matrix operations:
  - SpMV (Sparse Matrix-Vector multiplication): Up to 2.3x faster than Hopper
  - ▶ SpMM (Sparse Matrix-Matrix multiplication): Up to 2.4x faster than Hopper

### Resolved Issues

- ▶ Fixed an issue in cusparseSpMM that caused "misaligned address" errors when using the CUSPARSE\_SPMM\_CSR\_ALG3 algorithm with CUDA\_R\_64F data type and mismatched memory layouts between two dense matrices - op(B) and C. [CUSPARSE-2081]
- Fixed an issue where subsequent calls to SpMV preprocess on the same matrix would fail after the first call. [CUSPARSE-1897]
- ▶ Fixed an issue where SpMV preprocess would not execute when alpha=0. [CUSPARSE-1897]
- Fixed issues to enable preprocessing operations (SpMV, SpMM, SDDMM) with different memory buffers. [CUSPARSE-1962]
- Addressed an issue in SpSV where incorrect results occurred when the matrix was in SlicedELL format with lower triangular structure and diagonal elements. [CUSPARSE-1996]

#### Known Issues

SpMM and certain other routines are currently limited when processing matrices approaching 2^31 non-zero elements. [CUSPARSE-2133]

### Deprecations

- The following cuSPARSE functions are deprecated and planned for removal in a future major release [4687069]:
  - cusparseSpVV()
  - cusparseAxpby()
  - cusparseXgemvi()

- cusparseSbsr2csr()
- cusparseSgebsr2csr()
- cusparseSgebsr2gebsr()
- cusparseXbsrmm() (use cusparseSpMM instead)

Contact Math-Libs-Feedback@nvidia.com or visit https://forums.developer.nvidia. com/ with any concerns.

Support for 16-bit complex floating-point (CUDA\_C\_16F) and 16-bit complex bfloat floating-point (CUDA\_C\_16BF) data types will be removed from cuSPARSE in a future release. These data types have been marked as deprecated since CUDA 12.2. [CUSPARSE-2225]

### 6.4.3. cuSPARSE: Release 12.6 Update 2

#### Resolved Issues

- Re-wrote the documentation for cusparseSpMV\_preprocess(), cusparseSpMM\_preprocess(), and cusparseSDDMM\_preprocess(). The documentation now explains the additional constraints that code must satisfy when using these functions. [CUSPARSE-1962]
- cusparseSpMV() would expect the values in the external buffer to be maintained from one call to the next. If this was not true, it could compute the incorrect result or crash. [CUSPARSE-1897]
- cusparseSpMV\_preprocess() wouldn't run correctly if cusparseSpMM\_preprocess() was executed on the same matrix, and vice versa. [CUSPARSE-1897]
- cusparseSpMV\_preprocess() runs SpMV computation if it's called two or more times on the same matrix. [CUSPARSE-1897]
- cusparseSpMV() could cause subsequent calls to cusparseSpMM() with the same matrix to produce incorrect results or crash. [CUSPARSE-1897]
- With a single sparse matrix A and a dense matrix X that has only a single column, calling both cusparseSpMM\_preprocess(A, X, ...) could cause subsequent calls to cusparseSpMV() to crash or produce incorrect results. The same is true with the roles of SpMV and SpMM swapped. [CUSPARSE-1921]

### 6.4.4. cuSPARSE: Release 12.6

#### Known Issues

- cusparseSpMV\_preprocess() runs SpMV computation if it is called two or more times on the same matrix. [CUSPARSE-1897]
- cusparseSpMV\_preprocess() will not run if cusparseSpMM\_preprocess() was executed on the same matrix, and vice versa. [CUSPARSE-1897]
- ▶ The same external\_buffer must be used for all cusparseSpMV calls. [CUSPARSE-1897]

## 6.4.5. cuSPARSE: Release 12.5 Update 1

### New Features

► Added support for BSR format in cusparseSpMM.

### Resolved Issues

- cusparseSpMM() would sometimes get incorrect results when alpha=0, num\_batches>1, batch\_stride indicates that there is padding between batches.
- cusparseSpMM\_bufferSize() would return the wrong size when the sparse matrix is Blocked Ellpack and the dense matrices have only a single column (n=1).
- cusparseSpMM returned the wrong result when k=0 (for example when A has zero columns). The correct behavior is doing C \\*= beta. The bug behavior was not modifying C at all.
- cusparseCreateSlicedEll would return an error when the slice size is greater than the matrix number of rows.
- Sliced-ELLPACK cusparseSpSV produced wrong results for diagonal matrices.
- Sliced-ELLPACK cusparseSpSV\_analysis() failed due to insufficient resources for some matrices and some slice sizes.

### 6.4.6. cuSPARSE: Release 12.5

#### New Features

 Added support for mixed input types in SpMV: single precision input matrix, double precision input vector, double precision output vector.

#### Resolved Issues

 cusparseSpMV() introduces invalid memory accesses when the output vector is not aligned to 16 bytes.

### 6.4.7. cuSPARSE: Release 12.4

- Added the preprocessing step for sparse matrix-vector multiplication cusparseSpMV\_preprocess().
- Added support for mixed real and complex types for cusparseSpMM().
- Added a new API cusparseSpSM\_updateMatrix() to update the sparse matrix between the analysis and solving phase of cusparseSpSM().
- Known Issues
  - cusparseSpMV() introduces invalid memory accesses when the output vector is not aligned to 16 bytes.
- Resolved Issues
  - cusparseSpVV() provided incorrect results when the sparse vector has many non-zeros.

## 6.4.8. cuSPARSE: Release 12.3 Update 1

### New Features

- Added support for block sizes of 64 and 128 in cusparseSDDMM().
- Added a preprocessing step cusparseSDDMM\_preprocess() for BSR cusparseSDDMM() that helps improve performance of the main computing stage.

## 6.4.9. cuSPARSE: Release 12.3

### New Features

- The cusparseSpSV\_bufferSize() and cusparseSpSV\_analysis() routines now accept NULL pointers for the dense vector.
- The cusparseSpSM\_bufferSize() and cusparseSpSM\_analysis() routines now accept dense matrix descriptors with NULL pointer for values.

### Known Issues

- The cusparseSpSV\_analysis() and cusparseSpSM\_analysis() routines are blocking calls/not asynchronous.
- Wrong results can occur for cusparseSpSV() using sliced ELLPACK format and transpose/transpose conjugate operation on matrix A.

### Resolved Issues

- cusparseSpSV() provided indeterministic results in some cases.
- Fixed an issue that caused cusparseSpSV\_analysis() to hang sometimes in a multithread environment.
- Fixed an issue with cusparseSpSV() and cusparseSpSV() that sometimes yielded wrong output when the output vector/matrix or input matrix contained NaN.

### 6.4.10. cuSPARSE: Release 12.2 Update 1

#### New Features

The library now provides the opportunity to dump sparse matrices to files during the creation of the descriptor for debugging purposes. See logging API https://docs.nvidia.com/cuda/cusparse/index.html#cusparse-logging-api.

### Resolved Issues

- Removed CUSPARSE\_SPMM\_CSR\_ALG3 fallback to avoid confusion in the algorithm selection process.
- Clarified the supported operations for cusparseSDDMM().
- cusparseCreateConstSlicedEll() now uses const pointers.
- ► Fixed wrong results in rare edge cases of cusparseCsr2CscEx2() with base 1 indexing.
- cusparseSpSM\_bufferSize() could ask slightly less memory than needed.

 cusparseSpMV() now checks the validity of the buffer pointer only when it is strictly needed.

### Deprecations

 Several legacy APIs have been officially deprecated. A compile-time warning has been added to all of them.

### 6.4.11. cuSPARSE: Release 12.1 Update 1

### New Features

- Introduced Block Sparse Row (BSR) sparse matrix storage for the Generic APIs with support for SDDMM routine (cusparseSDDMM).
- Introduced Sliced Ellpack (SELL) sparse matrix storage format for the Generic APIs with support for sparse matrix-vector multiplication (cusparseSpMV) and triangular solver with a single right-hand side (cusparseSpSV).
- Added a new API call (cusparseSpSV\_updateMatrix) to update matrix values and/or the matrix diagonal in the sparse triangular solver with a single right-hand side after the analysis step.

### 6.4.12. cuSPARSE: Release 12.0 Update 1

#### New Features

- cusparseSDDMM() now supports mixed precision computation.
- Improved cusparseSpMM() alg2 mixed-precision performance on some matrices on NVIDIA Ampere architecture GPUs.
- ▶ Improved cusparseSpMV() performance with a new load balancing algorithm.
- cusparseSpSV() and cusparseSpSM() now support in-place computation, namely the output and input vectors/matrices have the same memory address.

#### Resolved Issues

cusparseSpSM() could produce wrong results if the leading dimension (Id) of the RHS matrix is greater than the number of columns/rows.

### 6.4.13. cuSPARSE: Release 12.0

- JIT LTO functionalities (cusparseSpMMOp()) switched from driver to nvJitLto library. Starting from CUDA 12.0 the user needs to link to libnvJitLto.so, see cuSPARSE documentation. JIT LTO performance has also been improved for cusparseSpMMOpPlan().
- Introduced const descriptors for the Generic APIs, for example, cusparseConst-SpVecGet(). Now the Generic APIs interface clearly declares when a descriptor and its data are modified by the cuSPARSE functions.

- Added two new algorithms to cusparseSpGEMM() with lower memory utilization. The first algorithm computes a strict bound on the number of intermediate product, while the second one allows partitioning the computation in chunks.
- Added int8\_t support to cusparseGather(), cusparseScatter(), and cusparseCsr2cscEx2().
- Improved cusparseSpSV() performance for both the analysis and the solving phases.
- Improved cusparseSpSM() performance for both the analysis and the solving phases.
- Improved cusparseSDDMM() performance and added support for batch computation.
- Improved cusparseCsr2cscEx2() performance.

### Resolved Issues

- cusparseSpSV() and cusparseSpSM() could produce wrong results.
- cusparseDnMatGetStridedBatch() did not accept batchStride == 0.
- Deprecations
  - ▶ Removed deprecated CUDA 11.x APIs, enumerators, and descriptors.

## 6.5. Math Library

### 6.5.1. CUDA Math: Release 12.8

### New Features

- > Added support for several new floating point datatypes:
  - ▶ E2M1 (2-bit exponent, 1-bit mantissa)
  - E2M3 (2-bit exponent, 3-bit mantissa)
  - E3M2 (3-bit exponent, 2-bit mantissa)
  - E8MO (8-bit exponent, 0-bit mantissa)

For detailed information about FP4, FP6, and FP8 types, including conversion operators and intrinsics, refer to the CUDA Math API documentation. [*CUMATH-1385*]

- Conversion operations for these types are natively supported by specific devices (e.g. devices of compute capability 10.0a), other devices use emulation path.
- Optimized standard single precision hyperbolic tangent (tanhf()) function, achieving 30-40% faster performance. [4557267]
- > Added several new tanh implementations:
  - \_\_tanhf(float x): New fast reduced-accuracy math intrinsic
  - htanh() and h2tanh(): tanh functions for half and bfloat16 types in scalar and packed formats
  - htanh\_approx() and h2tanh\_approx(): Fast reduced-accuracy versions

Refer to CUDA Math API documentation for detailed usage information. [CUMATH-6821]

Added support for quad-precision \_\_float128 data type and select math library operations in device computations on GPUs with compute capability 10.0 and above. Refer to CUDA Math API documentation for details. [CUMATH-5463]

### Known Issues

When converting to MXFP4/MXFP6/MXFP8 formats developers should not use the C++ converting constructors, which currently implement only round-toward-zero behavior. Conversions to MXFP formats should use round-toward-positive-infinity, which is implemented as an option in conversion functions like \_\_nv\_cvt\_bfloat16raw\_to\_e8m0. C++ converting constructors behavior will change in a future update.

## 6.5.2. CUDA Math: Release 12.6 Update 1

### Resolved Issues

▶ Issue 4731352 from release 12.6 is resolved.

### 6.5.3. CUDA Math: Release 12.6

### Known Issues

► As a result of ongoing compatibility testing NVIDIA identified that a number of CUDA Math Integer SIMD APIs silently produced wrong results if used on the CPU in programs compiled with MSVC 17.10. The root cause is found to be the coding error in the header-based implementation of the APIs exposed to the undefined behavior during narrowing integer conversion when doing a host-based emulation of the GPU functionality. The issue will be fixed in a future release of CUDA. Applications affected are those calling \_\_vimax3\_s16x2, \_\_vimin3\_s16x2, \_\_vibmax\_s16x2, and \_\_vibmin\_s16x2 on the CPU and not in CUDA kernels. [4731352]

### 6.5.4. CUDA Math: Release 12.5

#### Known Issues

► As a result of ongoing testing we updated the interval bounds in which double precision lgamma() function may experience greater than the documented 4 ulp accuracy loss. New interval shall read (-23.0001; -2.2637). This finding is applicable to CUDA 12.5 and all previous versions. [4662420]

## 6.5.5. CUDA Math: Release 12.4

### Resolved Issues

Host-specific code in cuda\_fp16/bf16 headers is now free from type-punning and shall work correctly in the presence of optimizations based on strict-aliasing rules. [4311216]

## 6.5.6. CUDA Math: Release 12.3

### New Features

> Performance of SIMD Integer CUDA Math APIs was improved.

### Resolved Issues

The \_\_hisinf() Math APIs from cuda\_fp16.h and cuda\_bf16.h headers were silently producing wrong results if compiled with the -std=c++20 compiler option because of an underlying nvcc compiler issue, resolved in version 12.3.

### Known Issues

Users of cuda\_fp16.h and cuda\_bf16.h headers are advised to disable host compilers strict aliasing rules based optimizations (e.g. pass -fno-strict-aliasing to host GCC compiler) as these may interfere with the type-punning idioms used in the \_\_half, \_\_half2, \_\_nv\_bfloat16, \_\_nv\_bfloat162 types implementations and expose the user program to undefined behavior. Note, the headers suppress GCC diagnostics through: #pragma GCC diagnostic ignored -Wstrict-aliasing. This behavior may improve in future versions of the headers.

### 6.5.7. CUDA Math: Release 12.2

### New Features

- CUDA Math APIs for \_\_half and \_\_nv\_bfloat16 types received usability improvements, including host side <emulated> support for many of the arithmetic operations and conversions.
- \_\_half and \_\_nv\_bfloat16 types have implicit conversions to/from integral types, which are now available with host compilers by default. These may cause build issues due to ambiguous overloads resolution. Users are advised to update their code to select proper overloads. To opt-out user may want to define the following macros (these macros will be removed in the future CUDA release):
  - \_\_CUDA\_FP16\_DISABLE\_IMPLICIT\_INTEGER\_CONVERTS\_FOR\_HOST\_COMPILERS\_\_
  - \_\_CUDA\_BF16\_DISABLE\_IMPLICIT\_INTEGER\_CONVERTS\_FOR\_HOST\_COMPILERS\_\_

#### Resolved Issues

During ongoing testing, NVIDIA identified that due to an algorithm error the results of 64-bit floating-point division in default round-to-nearest-even mode could produce spurious overflow to infinity. NVIDIA recommends that all developers requiring strict IEEE754 compliance update to CUDA Toolkit 12.2 or newer. The affected algorithm was present in both offline compilation as well as just-in-time (JIT) compilation. As JIT compilation is handled by the driver, NVIDIA recommends updating to driver version greater than or equal to R535 (R536)

on Windows) when IEEE754 compliance is required and when using JIT. This is a software algorithm fix and is not tied to specific hardware.

Updated the observed worst case error bounds for single precision intrinsic functions \_\_expf(), \_\_exp10f() and double precision functions asinh(), acosh().

### 6.5.8. CUDA Math: Release 12.1

### New Features

Performance and accuracy improvements in atanf, acosf, asinf, sinpif, cospif, powf, erff, and tgammaf.

### 6.5.9. CUDA Math: Release 12.0

#### New Features

- Introduced new integer/fp16/bf16 CUDA Math APIs to help expose performance benefits of new DPX instructions. Refer to https://docs.nvidia.com/cuda/cuda-math-api/index.html.
- Known Issues
  - Double precision inputs that cause the double precision division algorithm in the default 'round to nearest even mode' produce spurious overflow: an infinite result is delivered where DBL\_MAX 0x7FEF\_FFFF\_FFFF\_FFFF is expected. Affected CUDA Math APIs: \_\_ddiv\_rn(). Affected CUDA language operation: double precision / operation in the device code.

#### Deprecations

▶ All previously deprecated undocumented APIs are removed from CUDA 12.0.

## 6.6. NVIDIA Performance Primitives (NPP)

### 6.6.1. NPP: Release 12.4

#### Deprecations

- > Non-CTX APIs are deprecating and will be removed in CUDA Toolkit 13.0.
- The nppGetStreamContext() API will be deprecated in a future release. Developers are strongly encouraged to transition to Application-managed Stream Contexts using the NppStreamContext structure, as described in the NPP Documentation – General Conventions and the StreamContexts Example.

#### Resolved Issues

- nppiTranspose now supports larger dimensions, scaling up to what a GPU Streaming Multiprocessor can handle. [4911722, 4807542]
- Fixed distance calculation bug in nppiDistanceTransformPBA\_8u16u\_C1R\_Ctx. [4832970]

- A performance issue with the NPP ResizeSqrPixel API is now fixed and shows improved performance.
- ▶ Performance improvements implemented for the nppiCrossCorrelation API. [4801572]
- nppiYUVToRGB\_8u\_C3R now supports block-linear formatted input. [4667704]
- Resolved an issue where nppiFilterGaussAdvanced produced incorrect results when the output pitch was set to 512. [4861931]

### New Features

► Enhanced large file support with size\_t.

### 6.6.2. NPP: Release 12.0

- Deprecations
  - ▶ Deprecating non-CTX API support from next release.
- Resolved Issues
  - A performance issue with the NPP ResizeSqrPixel API is now fixed and shows improved performance.

# 6.7. nvJPEG Library

### 6.7.1. nvJPEG: Release 12.9

- Added hardware-accelerated JPEG encoding support for NVIDIA Jetson Thor hardware (Blackwell SM 10.1 architecture). Hardware encoding is used when the subsampling parameter is set to 420 (for RGB/YUV/NV12 inputs) and the input subsampling is also 420 (for YUV/NV12 inputs). If hardware encoding is not available, it falls back to CUDA encoding. Additional conditions for hardware encoding are outlined in the documentation.
- Added JPEG decoding support for two new formats: NV12 and YUY2, for both hardware engine and CUDA. For NV12, the chroma subsampling must be 420, and for YUY2, it must be 422.
- New public structs and enums:
  - nvjpegEncBackend\_t with values: NVJPEG\_ENC\_BACKEND\_DEFAULT, NVJPEG\_ENC\_BACKEND\_GPU, and NVJPEG\_ENC\_BACKEND\_HARDWARE
  - ► NVJPEG\_OUTPUT\_NV12, NVJPEG\_OUTPUT\_YUY2
  - NVJPEG\_INPUT\_YUV, NVJPEG\_INPUT\_NV12
- New APIs:
  - nvjpegEncoderStateSetBackend: Sets the encoder backend
  - nvjpegGetHardwareEncoderInfo: Queries the number of available hardware encoder engines

nvjpegEncode: Replaces nvjpegEncodeYUV and nvjpegEncodeImage. nvjpegEncode is required for hardware encoding

#### Resolved Issues

- ▶ When encoding from RGB, the input pitch no longer needs to be a multiple of the horizontal subsampling factor, eliminating the need for special handling by the user. [4363416]
- Resolved issue causing intermittently corrupted 8x8 blocks when decoding progressive JPEGs using the CPU backend. [4829300]
- ▶ Resolved out-of-bounds write issue when decoding very large images. [4872523]

### Deprecations

▶ nvjpegEncoderParamsCopyHuffmanTables will be removed in the next major release.

### 6.7.2. nvJPEG: Release 12.8

#### New Features

- Added hardware-accelerated JPEG decoding support in nvJPEG for NVIDIA Blackwell architecture GPUs.
- The nvJPEG library now uses significantly less GPU memory during encoding, achieving memory savings of 30% to 50%, depending on image size and chroma subsampling mode. For images larger than 5 MB (approximately 2K x 1K pixels) and popular subsampling modes such as 4:2:2 and 4:2:0, memory savings are around 50%. Additionally, nvJPEG no longer artificially runs out of memory when processing large or complex images, enhancing its reliability and performance.

### Resolved Issues

- Resolved an issue in nvJPEG that prevented the correct encoding of very small images with dimensions less than 25 pixels. [4655922]
- Fixed an issue that caused out-of-bound reads when decoding a truncated JPEG file using nvjpegDecodeJpegHost with the NVJPEG\_BACKEND\_GPU\_HYBRID backend. [4663831]

### 6.7.3. nvJPEG: Release 12.4

- ▶ IDCT performance optimizations for single image CUDA decode.
- Zero Copy behavior has been changed: Setting NVJPEG\_FLAGS\_REDUCED\_MEMORY\_DECODE\_ZERO\_COPY flag will no longer enable NVJPEG\_FLAGS\_REDUCED\_MEMORY\_DECODE.

## 6.7.4. nvJPEG: Release 12.3 Update 1

### New Features

New APIs: nvjpegBufferPinnedResize and nvjpegBufferDeviceResize which can be used to resize pinned and device buffers before using them.

## 6.7.5. nvJPEG: Release 12.2

### New Features

- Added support for JPEG Lossless decode (process 14, FO prediction).
- ▶ nvJPEG is now supported on L4T.

## 6.7.6. nvJPEG: Release 12.0

- ▶ Immproved the GPU Memory optimisation for the nvJPEG codec.
- Resolved Issues
  - An issue that causes runtime failures when nvJPEGDecMultipleInstances was tested with a large number of threads is resolved.
  - > An issue with CMYK four component color conversion is now resolved.
- Known Issues
  - Backend NVJPEG\_BACKEND\_GPU\_HYBRID Unable to handle bistreams with extra scans lengths.
- Deprecations
  - ▶ The reuse of Huffman table in Encoder (nvjpegEncoderParamsCopyHuffmanTables).

# Chapter 7. Notices

# 7.1. Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or

services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WAR-RANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CON-SEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARIS-ING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatso-ever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

# 7.2. OpenCL

OpenCL is a trademark of Apple Inc. used under license to the Khronos Group Inc.

# 7.3. Trademarks

NVIDIA and the NVIDIA logo are trademarks or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

## Copyright

©2007-2025, NVIDIA Corporation & affiliates. All rights reserved