CHANGES FROM PREVIOUS VERSION

- Major update to the document to reflect recent nvcc changes.
TABLE OF CONTENTS

Chapter 1. Introduction ........................................................................................................ 1
  1.1. Overview.................................................................................................................. 1
      1.1.1. CUDA Programming Model ................................................................. 1
      1.1.2. CUDA Sources ......................................................................................... 1
      1.1.3. Purpose of NVCC ............................................................................... 2
  1.2. Supported Host Compilers .................................................................................. 2

Chapter 2. Compilation Phases ......................................................................................... 3
  2.1. NVCC Identification Macro .............................................................................. 3
  2.2. NVCC Phases ................................................................................................. 3
  2.3. Supported Input File Suffixes ......................................................................... 4
  2.4. Supported Phases ....................................................................................... 4

Chapter 3. NVCC Command Options ............................................................................ 7
  3.1. Command Option Types and Notation ................................................................. 7
  3.2. Command Option Description ........................................................................ 8
      3.2.1. Options for Specifying the Compilation Phase ............................................ 8
      3.2.2. File and Path Specifications .................................................................. 9
      3.2.3. Options for Specifying Behavior of Compiler/Linker ................................. 10
      3.2.4. Options for Passing Specific Phase Options .............................................. 11
      3.2.5. Options for Guiding the Compiler Driver ............................................... 12
      3.2.6. Options for Steering CUDA Compilation ............................................. 13
      3.2.7. Options for Steering GPU Code Generation ............................................ 13
      3.2.8. Generic Tool Options ........................................................................... 17
      3.2.9. Phase Options ...................................................................................... 18
          3.2.9.1. Ptxas Options ............................................................................... 18
          3.2.9.2. NVLINK Options ......................................................................... 19

Chapter 4. The CUDA Compilation Trajectory .............................................................. 21

Chapter 5. GPU Compilation ......................................................................................... 23
  5.1. GPU Generations ............................................................................................ 23
  5.2. GPU Feature List .......................................................................................... 23
  5.3. Application Compatibility ............................................................................. 24
  5.4. Virtual Architectures .................................................................................... 24
  5.5. Virtual Architecture Feature List .................................................................. 25
  5.6. Further Mechanisms ..................................................................................... 26
      5.6.1. Just-in-Time Compilation .................................................................... 26
      5.6.2. Fatbinaries .................................................................................... 27
  5.7. NVCC Examples .......................................................................................... 27
      5.7.1. Base Notation ................................................................................... 27
      5.7.2. Shorthand ..................................................................................... 27
          5.7.2.1. Shorthand 1 ............................................................................. 27
          5.7.2.2. Shorthand 2 ............................................................................. 28
5.7.2.3. Shorthand 3 ................................................................. 28
5.7.3. Extended Notation .......................................................... 28
5.7.4. Virtual Architecture Identification Macro ......................... 29

Chapter 6. Using Separate Compilation in CUDA ......................... 30

6.1. Code Changes for Separate Compilation ................................ 30
6.2. NVCC Options for Separate Compilation ............................ 30
6.3. Libraries ............................................................................. 31
6.4. Examples ............................................................................ 32
6.5. Potential Separate Compilation Issues ................................. 33
  6.5.1. Object Compatibility ...................................................... 33
  6.5.2. JIT Linking Support ....................................................... 34
  6.5.3. Implicit CUDA Host Code ............................................. 34
  6.5.4. Using __CUDA_ARCH__ ................................................ 34
  6.5.5. Device Code in Libraries .............................................. 35

Chapter 7. Miscellaneous NVCC Usage ..................................... 36

7.1. Cross Compilation ............................................................ 36
7.2. Keeping Intermediate Phase Files ...................................... 36
7.3. Cleaning Up Generated Files ............................................ 36
7.4. Printing Code Generation Statistics .................................... 37
LIST OF FIGURES

Figure 1  CUDA Whole Program Compilation Trajectory .................................................. 22
Figure 2  Two-Staged Compilation with Virtual and Real Architectures ............................ 25
Figure 3  Just-in-Time Compilation of Device Code .......................................................... 26
Figure 4  CUDA Separate Compilation Trajectory ............................................................. 31
Chapter 1.
INTRODUCTION

1.1. Overview

1.1.1. CUDA Programming Model

The CUDA Toolkit targets a class of applications whose control part runs as a process on a general purpose computing device, and which use one or more NVIDIA GPUs as coprocessors for accelerating single program, multiple data (SPMD) parallel jobs. Such jobs are self-contained, in the sense that they can be executed and completed by a batch of GPU threads entirely without intervention by the host process, thereby gaining optimal benefit from the parallel graphics hardware.

The GPU code is implemented as a collection of functions in a language that is essentially C++, but with some annotations for distinguishing them from the host code, plus annotations for distinguishing different types of data memory that exists on the GPU. Such functions may have parameters, and they can be called using a syntax that is very similar to regular C function calling, but slightly extended for being able to specify the matrix of GPU threads that must execute the called function. During its life time, the host process may dispatch many parallel GPU tasks.

For more information on the CUDA programming model, consult the CUDA C Programming Guide.

1.1.2. CUDA Sources

Source files for CUDA applications consist of a mixture of conventional C++ host code, plus GPU device functions. The CUDA compilation trajectory separates the device functions from the host code, compiles the device functions using the proprietary NVIDIA compilers and assembler, compiles the host code using a C++ host compiler that is available, and afterwards embeds the compiled GPU functions as fatbinary images in the host object file. In the linking stage, specific CUDA runtime libraries are added for supporting remote SPMD procedure calling and for providing explicit GPU manipulation such as allocation of GPU memory buffers and host-GPU data transfer.
1.1.3. Purpose of NVCC

The compilation trajectory involves several splitting, compilation, preprocessing, and merging steps for each CUDA source file. It is the purpose of nvcc, the CUDA compiler driver, to hide the intricate details of CUDA compilation from developers. It accepts a range of conventional compiler options, such as for defining macros and include/library paths, and for steering the compilation process. All non-CUDA compilation steps are forwarded to a C++ host compiler that is supported by nvcc, and nvcc translates its options to appropriate host compiler command line options.

1.2. Supported Host Compilers

A general purpose C++ host compiler is needed by nvcc in the following situations:

‣ During non-CUDA phases (except the run phase), because these phases will be forwarded by nvcc to this compiler.
‣ During CUDA phases, for several preprocessing stages and host code compilation (see also The CUDA Compilation Trajectory).

nvcc assumes that the host compiler is installed with the standard method designed by the compiler provider. If the host compiler installation is non-standard, the user must make sure that the environment is set appropriately and use relevant nvcc compile options.

The following documents provide detailed information about supported host compilers:

‣ NVIDIA CUDA Installation Guide for Linux
‣ NVIDIA CUDA Installation Guide for Mac OS X
‣ NVIDIA CUDA Installation Guide for Microsoft Windows

On all platforms, the default host compiler executable (gcc and g++ on Linux, clang and clang++ on Mac OS X, and cl.exe on Windows) found in the current execution search path will be used, unless specified otherwise with appropriate options (see File and Path Specifications).
Chapter 2.
COMPILATION PHASES

2.1. NVCC Identification Macro

`nvcc` predefines the following macros:

- **__NVCC__**
  Defined when compiling C/C++/CUDA source files.

- **__CUDACC__**
  Defined when compiling CUDA source files.

- **__CUDACC_RDC__**
  Defined when compiling CUDA sources files in relocatable device code mode (see NVCC Options for Separate Compilation).

- **__CUDACC_DEBUG__**
  Defined when compiler CUDA source files in the device-debug mode (see Options for Specifying Behavior of Compiler/Linker).

- **__CUDACC_RELAXED_CONSTEXPR__**
  Defined when the `--expt-relaxed-constexpr` flag is specified on the command line. Refer to CUDA C Programming Guide for more details.

- **__CUDACC_EXTENDED_LAMBDA__**
  Defined when the `--expt-extended-lambda` flag is specified on the command line. Refer to CUDA C Programming Guide for more details.

- **__CUDACC_VER_MAJOR__**
  Defined with the major version number of `nvcc`.

- **__CUDACC_VER_MINOR__**
  Defined with the minor version number of `nvcc`.

- **__CUDACC_VER_BUILD__**
  Defined with the build version number of `nvcc`.

2.2. NVCC Phases

A compilation phase is the a logical translation step that can be selected by command line options to `nvcc`. A single compilation phase can still be broken up by `nvcc` into smaller steps, but these smaller steps are just implementations of the phase: they depend
on seemingly arbitrary capabilities of the internal tools that \texttt{nvcc} uses, and all of these internals may change with a new release of the CUDA Toolkit. Hence, only compilation phases are stable across releases, and although \texttt{nvcc} provides options to display the compilation steps that it executes, these are for debugging purposes only and must not be copied and used into build scripts.

\texttt{nvcc} phases are selected by a combination of command line options and input file name suffixes, and the execution of these phases may be modified by other command line options. In phase selection, the input file suffix defines the phase input, while the command line option defines the required output of the phase.

The following paragraphs will list the recognized file name suffixes and the supported compilation phases. A full explanation of the \texttt{nvcc} command line options can be found in the next chapter.

### 2.3. Supported Input File Suffixes

The following table defines how \texttt{nvcc} interprets its input files:

<table>
<thead>
<tr>
<th>Input File Prefix</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>.cu</td>
<td>CUDA source file, containing host code and device functions</td>
</tr>
<tr>
<td>.c</td>
<td>C source file</td>
</tr>
<tr>
<td>.cc, .cxx, .cpp</td>
<td>C++ source file</td>
</tr>
<tr>
<td>.ptx</td>
<td>PTX intermediate assembly file (see Figure 1)</td>
</tr>
<tr>
<td>.o, .obj</td>
<td>Object file</td>
</tr>
<tr>
<td>.a, .lib</td>
<td>Library file</td>
</tr>
<tr>
<td>.res</td>
<td>Resource file</td>
</tr>
<tr>
<td>.so</td>
<td>Shared object file</td>
</tr>
</tbody>
</table>

Note that \texttt{nvcc} does not make any distinction between object, library or resource files. It just passes files of these types to the linker when the linking phase is executed.

### 2.4. Supported Phases

The following table specifies the supported compilation phases, plus the option to \texttt{nvcc} that enables execution of this phase. It also lists the default name of the output file generated by this phase, which will take effect when no explicit output file name is specified using option \texttt{--output-file}:

<table>
<thead>
<tr>
<th>Phase</th>
<th>\texttt{nvcc} Option</th>
<th>Default Output File Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>CUDA compilation to C/C++ source file</td>
<td>\texttt{--cuda}</td>
<td>.cpp.ii appended to source file name, as in \texttt{x.cu.cpp.ii}. This output file can be compiled by the host compiler that was used by \texttt{nvcc} to preprocess the .cu file.</td>
</tr>
<tr>
<td>Phase</td>
<td><code>nvcc</code> Option (Long Name)</td>
<td><code>nvcc</code> Option (Short Name)</td>
</tr>
<tr>
<td>-------</td>
<td>---------------------------</td>
<td>---------------------------</td>
</tr>
<tr>
<td>C/C++ preprocessing</td>
<td><code>--preprocess</code></td>
<td><code>-E</code></td>
</tr>
<tr>
<td>C/C++ compilation to object file</td>
<td><code>--compile</code></td>
<td><code>-c</code></td>
</tr>
<tr>
<td>Cubin generation from CUDA source files</td>
<td><code>--cubin</code></td>
<td><code>-cubin</code></td>
</tr>
<tr>
<td>Cubin generation from PTX intermediate files.</td>
<td><code>--cubin</code></td>
<td><code>-cubin</code></td>
</tr>
<tr>
<td>PTX generation from CUDA source files</td>
<td><code>--ptx</code></td>
<td><code>-ptx</code></td>
</tr>
<tr>
<td>Fatbinary generation from source, PTX or cubin files</td>
<td><code>--fatbin</code></td>
<td><code>-fatbin</code></td>
</tr>
<tr>
<td>Linking relocatable device code.</td>
<td><code>--device-link</code></td>
<td><code>-dlink</code></td>
</tr>
<tr>
<td>Cubin generation from linked relocatable device code.</td>
<td><code>--device-link</code> <code>--cubin</code></td>
<td><code>-dlink</code> <code>-cubin</code></td>
</tr>
<tr>
<td>Fatbinary generation from linked relocatable device code</td>
<td><code>--device-link</code> <code>--fatbin</code></td>
<td><code>-dlink</code> <code>-fatbin</code></td>
</tr>
<tr>
<td>Linking an executable</td>
<td><code>&lt;no phase option&gt;</code></td>
<td></td>
</tr>
<tr>
<td>Constructing an object file archive, or library</td>
<td><code>--lib</code></td>
<td><code>-lib</code></td>
</tr>
<tr>
<td><code>make</code> dependency generation</td>
<td><code>--generate-dependencies</code></td>
<td><code>-M</code></td>
</tr>
<tr>
<td>Running an executable</td>
<td><code>--run</code></td>
<td><code>-run</code></td>
</tr>
</tbody>
</table>
Notes:

- The last phase in this list is more of a convenience phase. It allows running the compiled and linked executable without having to explicitly set the library path to the CUDA dynamic libraries.
- Unless a phase option is specified, `nvcc` will compile and link all its input files.
Chapter 3.
NVCC COMMAND OPTIONS

3.1. Command Option Types and Notation

Each nvcc option has a long name and a short name, which are interchangeable with each other. These two variants are distinguished by the number of hyphens that must precede the option name: long names must be preceded by two hyphens, while short names must be preceded by a single hyphen. For example, -I is the short name of --include-path. Long options are intended for use in build scripts, where size of the option is less important than descriptive value. In contrast, short options are intended for interactive use.

nvcc recognizes three types of command options: boolean options, single value options, and list options.

Boolean options do not have an argument; they are either specified on a command line or not. Single value options must be specified at most once, and list options may be repeated. Examples of each of these option types are, respectively: --verbose (switch to verbose mode), --output-file (specify output file), and --include-path (specify include path).

Single value options and list options must have arguments, which must follow the name of the option itself by either one of more spaces or an equals character. When a one-character short name such as -I, -l, and -L is used, the value of the option may also immediately follow the option itself without being separated by spaces or an equal character. The individual values of list options may be separated by commas in a single instance of the option, or the option may be repeated, or any combination of these two cases.

Hence, for the two sample options mentioned above that may take values, the following notations are legal:

- o file
  -o=file
  -Odir1,dir2 -I=dir3 -I dir4,dir5

Long option names are used throughout the document, unless specified otherwise, however, short names can be used instead of long names to have the same effect.
### 3.2. Command Option Description

This section presents tables of `nvcc` options. The option type in the tables can be recognized as follows: boolean options do not have arguments specified in the first column, while the other two types do. List options can be recognized by the repeat indicator `...` at the end of the argument.

Long options are described in the first columns of the options tables, and short options occupy the second columns.

#### 3.2.1. Options for Specifying the Compilation Phase

Options of this category specify up to which stage the input files must be compiled.

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--cuda</td>
<td>-cuda</td>
<td>Compile all <code>.cu</code> input files to <code>.cu.cpp.ii</code> output.</td>
</tr>
<tr>
<td>--cubin</td>
<td>-cubin</td>
<td>Compile all <code>.cu/.ptx</code> input files to device-only <code>.cubin</code> files. This step discards the host code for each <code>.cu</code> input file.</td>
</tr>
<tr>
<td>--fatbin</td>
<td>-fatbin</td>
<td>Compile all <code>.cu/.ptx/.cubin</code> input files to device-only <code>.fatbin</code> files. This step discards the host code for each <code>.cu</code> input file.</td>
</tr>
<tr>
<td>--ptx</td>
<td>-ptx</td>
<td>Compile all <code>.cu</code> input files to device-only <code>.ptx</code> files. This step discards the host code for each <code>.cu</code> input file.</td>
</tr>
<tr>
<td>--preprocess</td>
<td>-E</td>
<td>Preprocess all <code>.c/.cc/.cpp/.cxx/.cu</code> input files.</td>
</tr>
<tr>
<td>--generate-dependencies</td>
<td>-M</td>
<td>Generate a dependency file that can be included in a <code>make</code> file for the <code>.c/.cc/.cpp/.cxx/.cu</code> input file (more than one are not allowed in this mode).</td>
</tr>
<tr>
<td>--compile</td>
<td>-c</td>
<td>Compile each <code>.c/.cc/.cpp/.cxx/.cu</code> input file into an object file.</td>
</tr>
<tr>
<td>--device-c</td>
<td>-dc</td>
<td>Compile each <code>.c/.cc/.cpp/.cxx/.cu</code> input file into an object file that contains relocatable device code. It is equivalent to <code>--relocatable-device-code=true --compile</code>.</td>
</tr>
<tr>
<td>--device-w</td>
<td>-dw</td>
<td>Compile each <code>.c/.cc/.cpp/.cxx/.cu</code> input file into an object file that contains executable device code. It is equivalent to <code>--relocatable-device-code=false --compile</code>.</td>
</tr>
<tr>
<td>--device-link</td>
<td>-dlink</td>
<td>Link object files with relocatable device code and <code>.ptx/.cubin/.fatbin</code> files</td>
</tr>
</tbody>
</table>
### NVCC Command Options

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--link</td>
<td>-link</td>
<td>This option specifies the default behavior: compile and link all inputs.</td>
</tr>
<tr>
<td>--lib</td>
<td>-lib</td>
<td>Compile all input files into object files (if necessary), and add the results to the specified library output file.</td>
</tr>
<tr>
<td>--run</td>
<td>-run</td>
<td>This option compiles and links all inputs into an executable, and executes it. Or, when the input is a single executable, it is executed without any compilation or linking. This step is intended for developers who do not want to be bothered with setting the necessary environment variables; these are set temporarily by <code>nvcc</code>.</td>
</tr>
</tbody>
</table>

#### 3.2.2. File and Path Specifications

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--output-file file</td>
<td>-o</td>
<td>Specify name and location of the output file. Only a single input file is allowed when this option is present in <code>nvcc</code> non-linking/archiving mode.</td>
</tr>
<tr>
<td>--pre-include file,...</td>
<td>-include</td>
<td>Specify header files that must be preincluded during preprocessing or compilation.</td>
</tr>
<tr>
<td>--library library,...</td>
<td>-l</td>
<td>Specify libraries to be used in the linking stage without the library file extension. The libraries are searched for on the library search paths that have been specified using option <code>--library-path</code> (see Libraries).</td>
</tr>
<tr>
<td>--define-macro def,...</td>
<td>-D</td>
<td>Specify macro definitions for use during preprocessing or compilation.</td>
</tr>
<tr>
<td>--undefine-macro def,...</td>
<td>-U</td>
<td>Undefine macro definitions during preprocessing or compilation.</td>
</tr>
<tr>
<td>--include-path path,...</td>
<td>-I</td>
<td>Specify include search paths.</td>
</tr>
<tr>
<td>--system-include path,...</td>
<td>-isystem</td>
<td>Specify system include search paths.</td>
</tr>
<tr>
<td>--library-path path,...</td>
<td>-L</td>
<td>Specify library search paths (see Libraries).</td>
</tr>
<tr>
<td>--output-directory directory</td>
<td>-odir</td>
<td>Specify the directory of the output file. This option is intended for letting the dependency generation step (see <code>--generate-dependencies</code>) generate a rule that defines the target object file in the proper directory.</td>
</tr>
</tbody>
</table>
### NVCC Command Options

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--compiler-bindir directory</code></td>
<td><code>-ccbin</code></td>
<td>Specify the directory in which the compiler executable resides. The host compiler executable name can be also specified to ensure that the correct host compiler is selected. In addition, driver prefix options (<code>--input-drive-prefix</code>, <code>--dependency-drive-prefix</code>, or <code>--drive-prefix</code>) may need to be specified, if <code>nvcc</code> is executed in a Cygwin shell or a MinGW shell on Windows.</td>
</tr>
<tr>
<td>`--cudart {none</td>
<td>shared</td>
<td>static}`</td>
</tr>
<tr>
<td><code>--libdevice-directory directory</code></td>
<td><code>-ldir</code></td>
<td>Specify the directory that contains the libdevice library files when option <code>--dont-use-profile</code> is used. Libdevice library files are located in the <code>nvvm/libdevice</code> directory in the CUDA Toolkit.</td>
</tr>
</tbody>
</table>

#### 3.2.3. Options for Specifying Behavior of Compiler/Linker

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--profile</code></td>
<td><code>-pg</code></td>
<td>Instrument generated code/executable for use by <code>gprof</code> (Linux only).</td>
</tr>
<tr>
<td><code>--debug</code></td>
<td><code>-g</code></td>
<td>Generate debug information for host code.</td>
</tr>
<tr>
<td><code>--device-debug</code></td>
<td><code>-G</code></td>
<td>Generate debug information for device code. Turns off all optimizations. Don't use for profiling; use <code>-lineinfo</code> instead.</td>
</tr>
<tr>
<td><code>--generate-line-info</code></td>
<td><code>-lineinfo</code></td>
<td>Generate line-number information for device code.</td>
</tr>
<tr>
<td><code>--optimize level</code></td>
<td><code>-O</code></td>
<td>Specify optimization level for host code.</td>
</tr>
<tr>
<td><code>--ftemplate-backtrace-limit limit</code></td>
<td><code>-ftemplate-backtrace-limit</code></td>
<td>Set the maximum number of template instantiation notes for a single warning or error to <code>limit</code>. A value of 0 is allowed, and indicates that no limit should be enforced. This value is also passed to the host compiler if it provides an equivalent flag.</td>
</tr>
<tr>
<td><code>--ftemplate-depth limit</code></td>
<td><code>-ftemplate-depth</code></td>
<td>Set the maximum instantiation depth for template classes to <code>limit</code>. This value is also passed to the host compiler if it provides an equivalent flag.</td>
</tr>
<tr>
<td>Long Name</td>
<td>Short Name</td>
<td>Description</td>
</tr>
<tr>
<td>------------------------------------------</td>
<td>------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>--shared</td>
<td>-shared</td>
<td>Generate a shared library during linking. Use option --linker-options when other linker options are required for more control.</td>
</tr>
<tr>
<td>--x {c</td>
<td>c++</td>
<td>cu}</td>
</tr>
<tr>
<td>--std {c++03</td>
<td>c++11</td>
<td>c++14}</td>
</tr>
<tr>
<td>--no-host-device-initializer-list</td>
<td>-nohdinitlist</td>
<td>Do not implicitly consider member functions of std::initializer_list as <strong>host</strong> <strong>device</strong> functions.</td>
</tr>
<tr>
<td>--no-host-device-move-forward</td>
<td>-nohdmoveforward</td>
<td>Do not implicitly consider std::move and std::forward as <strong>host</strong> <strong>device</strong> function templates.</td>
</tr>
<tr>
<td>--expt-relaxed-constexpr</td>
<td>-expt-relaxedconstexpr</td>
<td>Experimental flag: Allow host code to invoke <strong>device</strong> constexpr functions, and device code to invoke <strong>host</strong> constexpr functions. Note that the behavior of this flag may change in future compiler releases.</td>
</tr>
<tr>
<td>--expt-extended-lambda</td>
<td>-expt-extendedlambda</td>
<td>Experimental flag: Allow <strong>host</strong>, <strong>device</strong> annotations in lambda declaration. Note that the behavior of this flag may change in future compiler releases.</td>
</tr>
<tr>
<td>--machine {32</td>
<td>64}</td>
<td>-m</td>
</tr>
</tbody>
</table>

### 3.2.4. Options for Passing Specific Phase Options

These allow for passing specific options directly to the internal compilation tools that nvcc encapsulates, without burdening nvcc with too-detailed knowledge on these tools. A table of useful sub-tool options can be found at the end of this chapter.

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--compiler-options options,...</td>
<td>-Xcompiler</td>
<td>Specify options directly to the compiler/preprocessor.</td>
</tr>
<tr>
<td>--linker-options options,...</td>
<td>-Xlinker</td>
<td>Specify options directly to the host linker.</td>
</tr>
</tbody>
</table>
### NVCC Command Options

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--archive-options options,...</code></td>
<td><code>-Xarchive</code></td>
<td>Specify options directly to library manager.</td>
</tr>
<tr>
<td><code>--ptxas-options options,...</code></td>
<td><code>-Xptxas</code></td>
<td>Specify options directly to ptxas, the PTX optimizing assembler.</td>
</tr>
<tr>
<td><code>--nvlink-options options,...</code></td>
<td><code>-Xnvlink</code></td>
<td>Specify options directly to nvlink.</td>
</tr>
</tbody>
</table>

#### 3.2.5. Options for Guiding the Compiler Driver

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--dont-use-profile</code></td>
<td><code>-noprof</code></td>
<td>nvcc uses the nvcc.profiles file for compilation. When specifying this option, the profile file is not used.</td>
</tr>
<tr>
<td><code>--dryrun</code></td>
<td><code>-dryrun</code></td>
<td>Do not execute the compilation commands generated by nvcc. Instead, list them.</td>
</tr>
<tr>
<td><code>--verbose</code></td>
<td><code>-v</code></td>
<td>List the compilation commands generated by this compiler driver, but do not suppress their execution.</td>
</tr>
<tr>
<td><code>--keep</code></td>
<td><code>-keep</code></td>
<td>Keep all intermediate files that are generated during internal compilation steps.</td>
</tr>
<tr>
<td><code>--keep-dir directory</code></td>
<td><code>-keep-dir</code></td>
<td>Keep all intermediate files that are generated during internal compilation steps in this directory.</td>
</tr>
<tr>
<td><code>--save-temps</code></td>
<td><code>-save-temps</code></td>
<td>This option is an alias of <code>--keep</code>.</td>
</tr>
<tr>
<td><code>--clean-targets</code></td>
<td><code>-clean</code></td>
<td>This option reverses the behavior of nvcc. When specified, none of the compilation phases will be executed. Instead, all of the non-temporary files that nvcc would otherwise create will be deleted.</td>
</tr>
<tr>
<td><code>--run-args arguments,...</code></td>
<td><code>-run-args</code></td>
<td>Used in combination with option <code>--run</code> to specify command line arguments for the executable.</td>
</tr>
<tr>
<td><code>--input-drive-prefix prefix</code></td>
<td><code>-idp</code></td>
<td>On Windows, all command line arguments that refer to file names must be converted to the Windows native format before they are passed to pure Windows executables. This option specifies how the current development environment represents absolute paths. Use <code>/cygwin/</code> as <code>prefix</code> for Cygwin build environments and <code>/</code> the <code>prefix</code> for MinGW.</td>
</tr>
<tr>
<td><code>--dependency-drive-prefix prefix</code></td>
<td><code>-ddp</code></td>
<td>On Windows, when generating dependency files (see <code>--generate-dependencies</code>), all file names must be converted appropriately for the instance of make that is used. Some</td>
</tr>
<tr>
<td>Long Name</td>
<td>Short Name</td>
<td>Description</td>
</tr>
<tr>
<td>-----------</td>
<td>------------</td>
<td>-------------</td>
</tr>
<tr>
<td>--drive-prefix prefix</td>
<td>-dp</td>
<td>Specifies prefix as both --input-drive-prefix and --dependency-drive-prefix.</td>
</tr>
<tr>
<td>--dependency-target-name target</td>
<td>-MT</td>
<td>Specify the target name of the generated rule when generating a dependency file (see --generate-dependencies).</td>
</tr>
<tr>
<td>--no-align-double</td>
<td></td>
<td>Specifies that -malign-double should not be passed as a compiler argument on 32-bit platforms. WARNING: this makes the ABI incompatible with the CUDA's kernel ABI for certain 64-bit types.</td>
</tr>
<tr>
<td>--no-device-link</td>
<td>-nodlink</td>
<td>Skip the device link step when linking object files.</td>
</tr>
</tbody>
</table>

### 3.2.6. Options for Steering CUDA Compilation

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| --default-stream {legacy|null|per-thread} | -default-stream | Specify the stream that CUDA commands from the compiled program will be sent to by default. Allowed values for this option:  
- **legacy**: The CUDA legacy stream (per context, implicitly synchronizes with other streams)  
- **per-thread**: A normal CUDA stream (per thread, does not implicitly synchronize with other streams)  
- **null**: is a deprecated alias for legac Default value: legac |

### 3.2.7. Options for Steering GPU Code Generation

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--gpu-architecture arch</td>
<td>-arch</td>
<td>Specify the name of the class of NVIDIA virtual GPU architecture for which the CUDA input files must be compiled. With the exception as described for the shorthand below, the architecture</td>
</tr>
</tbody>
</table>
Long Name | Short Name | Description
---|---|---
--gpu-code code,... | -code | specified with this option must be a *virtual* architecture (such as compute_50). Normally, this option alone does not trigger assembly of the generated PTX for a *real* architecture (that is the role of *nvcc* option --gpu-code, see below); rather, its purpose is to control preprocessing and compilation of the input to PTX.

For convenience, in case of simple *nvcc* compilations, the following shorthand is supported. If no value for option --gpu-code is specified, then the value of this option defaults to the value of --gpu-architecture. In this situation, as only exception to the description above, the value specified for --gpu-architecture may be a *real* architecture (such as a sm_50), in which case *nvcc* uses the specified *real* architecture and its closest *virtual* architecture as effective architecture values. For example, *nvcc* --gpu-architecture=sm_50 is equivalent to *nvcc* --gpu-architecture=compute_50,--gpu-code=sm_50,compute_50.

See Virtual Architecture Feature List for the list of supported *virtual* architectures and GPU Feature List for the list of supported *real* architectures.

Specify the name of the NVIDIA GPU to assemble and optimize PTX for.

*nvcc* embeds a compiled code image in the resulting executable for each specified *code* architecture, which is a true binary load image for each *real* architecture (such as sm_50), and PTX code for the *virtual* architecture (such as compute_50).

During runtime, such embedded PTX code is dynamically compiled by the CUDA runtime system if no binary load image is found for the *current* GPU.

Architectures specified for options --gpu-architecture and --gpu-code may be *virtual* as well as *real*, but the *code* architectures must be compatible with the *arch* architecture. When the --gpu-code option is used, the value for the --gpu-architecture option must be a *virtual* PTX architecture.

For instance, --gpu-architecture=compute_35 is not compatible with --gpu-code=sm_30,
because the earlier compilation stages will assume the availability of compute_35 features that are not present on sm_30.

See Virtual Architecture Feature List for the list of supported virtual architectures and GPU Feature List for the list of supported real architectures.

```
--generate-code specification
-gencode
```

This option provides a generalization of the `--gpu-architecture=arch --gpu-code=code,...` option combination for specifying nvcc behavior with respect to code generation. Where use of the previous options generates code for different real architectures with the PTX for the same virtual architecture, option `--generate-code` allows multiple PTX generations for different virtual architectures. In fact, `--gpu-architecture=arch --gpu-code=code,...` is equivalent to `--generate-code arch=arch,code=code,...`.

`--generate-code` options may be repeated for different virtual architectures.

See Virtual Architecture Feature List for the list of supported virtual architectures and GPU Feature List for the list of supported real architectures.

```
--relocatable-device-code {true|false}
-rdc
```

Enable (disable) the generation of relocatable device code. If disabled, executable device code is generated. Relocatable device code must be linked before it can be executed.

Allowed values for this option: `true`, `false`.

Default value: `false`.

```
--entries entry,...
-e
```

Specify the global entry functions for which code must be generated. By default, code will be generated for all entries.

```
--maxrregcount amount
-maxrregcount
```

Specify the maximum amount of registers that GPU functions can use.

Until a function-specific limit, a higher value will generally increase the performance of individual GPU threads that execute this function. However, because thread registers are allocated from a global register pool on each GPU, a higher value of this option will also
<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reduce the maximum thread block size, thereby reducing the amount of thread parallelism. Hence, a good maxrregcount value is the result of a trade-off. If this option is not specified, then no maximum is assumed. Value less than the minimum registers required by ABI will be bumped up by the compiler to ABI minimum limit. User program may not be able to make use of all registers as some registers are reserved by compiler.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>--use_fast_math</td>
<td>-use_fast_math</td>
<td>Make use of fast math library. --use_fast_math implies --ftz=true --prec-div=false --prec-sqrt=false --fmad=true.</td>
</tr>
<tr>
<td>--ftz [true</td>
<td>false]</td>
<td>-ftz</td>
</tr>
<tr>
<td>--prec-div [true</td>
<td>false]</td>
<td>-prec-div</td>
</tr>
<tr>
<td>--prec-sqrt [true</td>
<td>false]</td>
<td>-prec-sqrt</td>
</tr>
<tr>
<td>--fmad [true</td>
<td>false]</td>
<td>-fmad</td>
</tr>
</tbody>
</table>
### NVCC Command Options

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>multiply-add operations (FMAD, FFMA, or DFMA).</td>
<td>--use_fast_math</td>
<td>implies --fmad=true. Allowed values for this option: true, false. Default value: true</td>
</tr>
</tbody>
</table>

### 3.2.8. Generic Tool Options

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--disable-warnings</td>
<td>-w</td>
<td>Inhibit all warning messages.</td>
</tr>
<tr>
<td>--source-in-ptx</td>
<td>-src-in-ptx</td>
<td>Interleave source in PTX. May only be used in conjunction with --device-debug or --generate-line-info.</td>
</tr>
<tr>
<td>--restrict</td>
<td>-restrict</td>
<td>Programmer assertion that all kernel pointer parameters are restrict pointers.</td>
</tr>
<tr>
<td>--Wno-deprecated-gpu-targets</td>
<td>-Wno-deprecated-gpu-targets</td>
<td>Suppress warnings about deprecated GPU target architectures.</td>
</tr>
<tr>
<td>--Wno-deprecated-declarations</td>
<td>-Wno-deprecated-declarations</td>
<td>Suppress warning on use of a deprecated entity.</td>
</tr>
<tr>
<td>--Werror kind,...</td>
<td>-Werror</td>
<td>Generate warnings when member initializers are reordered.</td>
</tr>
<tr>
<td>--Werror</td>
<td>-Werror</td>
<td>Make warnings of the specified kinds into errors. The following is the list of warning kinds accepted by this option: cross-execution-space-call Be more strict about unsupported cross execution space calls. The compiler will generate an error instead of a warning for a call from a <strong>host</strong> <strong>device</strong> to a <strong>host</strong> function. reorder Generate errors when member initializers are reordered. deprecated-declarations Generate error on use of a deprecated entity.</td>
</tr>
<tr>
<td>--resource-usage</td>
<td>-res-usage</td>
<td>Show resource usage such as registers and memory of the GPU code.</td>
</tr>
<tr>
<td>--help</td>
<td>-h</td>
<td>Print help information on this tool.</td>
</tr>
<tr>
<td>--version</td>
<td>-V</td>
<td>Print version information on this tool.</td>
</tr>
</tbody>
</table>
### 3.2.9. Phase Options

The following sections lists some useful options to lower level compilation tools.

#### 3.2.9.1. Ptxas Options

The following table lists some useful `ptxas` options which can be specified with `nvcc` option `-Xptxas`.

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--allow-expensive-optimizations</code></td>
<td><code>-allow-expensive-optimizations</code></td>
<td>Enable (disable) to allow compiler to perform expensive optimizations using maximum available resources (memory and compile-time). If unspecified, default behavior is to enable this feature for optimization level $\geq O2$.</td>
</tr>
<tr>
<td><code>--compile-only</code></td>
<td><code>-c</code></td>
<td>Generate relocatable object.</td>
</tr>
<tr>
<td><code>--def-load-cache</code></td>
<td><code>-dlcm</code></td>
<td>Default cache modifier on global/generic load. Default value: <code>ca</code>.</td>
</tr>
<tr>
<td><code>--def-store-cache</code></td>
<td><code>-dscm</code></td>
<td>Default cache modifier on global/generic store.</td>
</tr>
<tr>
<td><code>--device-debug</code></td>
<td><code>-g</code></td>
<td>Semantics same as <code>nvcc</code> option <code>--device-debug</code>.</td>
</tr>
<tr>
<td><code>--disable-optimizer-constants</code></td>
<td><code>-disable-optimizer-consts</code></td>
<td>Disable use of optimizer constant bank.</td>
</tr>
<tr>
<td><code>--entry entry,...</code></td>
<td><code>-e</code></td>
<td>Semantics same as <code>nvcc</code> option <code>--entries</code>.</td>
</tr>
<tr>
<td><code>--fmad</code></td>
<td><code>-fmad</code></td>
<td>Semantics same as <code>nvcc</code> option <code>--fmad</code>.</td>
</tr>
<tr>
<td><code>--force-load-cache</code></td>
<td><code>-flcm</code></td>
<td>Force specified cache modifier on global/generic load.</td>
</tr>
<tr>
<td><code>--force-store-cache</code></td>
<td><code>-fscm</code></td>
<td>Force specified cache modifier on global/generic store.</td>
</tr>
<tr>
<td><code>--generate-line-info</code></td>
<td><code>-lineinfo</code></td>
<td>Semantics same as <code>nvcc</code> option <code>--generate-line-info</code>.</td>
</tr>
<tr>
<td><code>--gpu-name gpuname</code></td>
<td><code>-arch</code></td>
<td>Specify name of NVIDIA GPU to generate code for. This option also takes virtual compute architectures, in which case code generation is suppressed. This can be used for parsing only. Allowed values for this option: <code>compute_30</code>, <code>compute_35</code>, <code>compute_50</code>,...</td>
</tr>
</tbody>
</table>

---

**www.nvidia.com**
CUDA Compiler Driver NVCC
### NVCC Command Options

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--help</td>
<td>-h</td>
<td>Semantics same as nvcc option --help.</td>
</tr>
<tr>
<td>--machine</td>
<td>-m</td>
<td>Semantics same as nvcc option --machine.</td>
</tr>
<tr>
<td>--maxrregcount amount</td>
<td>-maxrregcount</td>
<td>Semantics same as nvcc option --maxrregcount.</td>
</tr>
<tr>
<td>--opt-level N</td>
<td>-O</td>
<td>Specify optimization level. Default value: 3.</td>
</tr>
<tr>
<td>--options-file file,...</td>
<td>-optf</td>
<td>Semantics same as nvcc option --options-file.</td>
</tr>
<tr>
<td>--preserve-relocs</td>
<td>-preserve-relocs</td>
<td>This option will make ptxas to generate relocatable references for variables and preserve relocations generated for them in linked executable.</td>
</tr>
<tr>
<td>--sp-bound-check</td>
<td>-sp-bound-check</td>
<td>Generate stack-pointer bounds-checking code sequence. This option is turned on automatically when --device-debug or --opt-level=0 is specified.</td>
</tr>
<tr>
<td>--verbose</td>
<td>-v</td>
<td>Enable verbose mode which prints code generation statistics.</td>
</tr>
<tr>
<td>--version</td>
<td>-V</td>
<td>Semantics same as nvcc option --version.</td>
</tr>
<tr>
<td>--warning-as-error</td>
<td>-Werror</td>
<td>Make all warnings into errors.</td>
</tr>
<tr>
<td>--warn-on-double-precision-use</td>
<td>-warn-double-usage</td>
<td>Warning if double(s) are used in an instruction.</td>
</tr>
<tr>
<td>--warn-on-local-memory-usage</td>
<td>-warn-lmem-usage</td>
<td>Warning if local memory is used.</td>
</tr>
<tr>
<td>--warn-on-spills</td>
<td>-warn-spills</td>
<td>Warning if registers are spilled to local memory.</td>
</tr>
</tbody>
</table>

### 3.2.9.2. NVLINK Options

The following table lists some useful nvlink options which can be specified with nvcc option --nvlink-options.

<table>
<thead>
<tr>
<th>Long Name</th>
<th>Short Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--disable-warnings</td>
<td>-w</td>
<td>Inhibit all warning messages.</td>
</tr>
<tr>
<td>--preserve-relocs</td>
<td>-preserve-relocs</td>
<td>Preserve resolved relocations in linked executable.</td>
</tr>
<tr>
<td>Long Name</td>
<td>Short Name</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>------------</td>
<td>-------------------------------------------------------</td>
</tr>
<tr>
<td>--verbose</td>
<td>-v</td>
<td>Enable verbose mode which prints code generation statistics.</td>
</tr>
<tr>
<td>--warning-as-error</td>
<td>-Werror</td>
<td>Make all warnings into errors.</td>
</tr>
</tbody>
</table>
Chapter 4.
THE CUDA COMPILATION TRAJECTORY

The CUDA phase converts a source file coded in the extended CUDA language into a regular ANSI C++ source file that can be handed over to a general purpose C++ host compiler for further compilation and linking. The exact steps that are followed to achieve this are displayed in Figure 1.

CUDA compilation works as follows: the input program is preprocessed for device compilation and is compiled to CUDA binary (cubin) and/or PTX intermediate code, which are placed in a fatbinary. The input program is preprocessed once again for host compilation and is synthesized to embed the fatbinary and transform CUDA specific C++ extensions into standard C++ constructs. Then the C++ host compiler compiles the synthesized host code with the embedded fatbinary into a host object.

The embedded fatbinary is inspected by the CUDA runtime system whenever the device code is launched by the host program to obtain an appropriate fatbinary image for the current GPU.

The CUDA compilation trajectory is more complicated in the separate compilation mode. For more information, see Using Separate Compilation in CUDA.
The CUDA Compilation Trajectory

Figure 1  CUDA Whole Program Compilation Trajectory
Chapter 5.
GPU COMPILATION

This chapter describes the GPU compilation model that is maintained by nvcc, in cooperation with the CUDA driver. It goes through some technical sections, with concrete examples at the end.

5.1. GPU Generations

In order to allow for architectural evolution, NVIDIA GPUs are released in different generations. New generations introduce major improvements in functionality and/or chip architecture, while GPU models within the same generation show minor configuration differences that moderately affect functionality, performance, or both.

Binary compatibility of GPU applications is not guaranteed across different generations. For example, a CUDA application that has been compiled for a Fermi GPU will very likely not run on a Kepler GPU (and vice versa). This is the instruction set and instruction encodings of a generation is different from those of other generations.

Binary compatibility within one GPU generation can be guaranteed under certain conditions because they share the basic instruction set. This is the case between two GPU versions that do not show functional differences at all (for instance when one version is a scaled down version of the other), or when one version is functionally included in the other. An example of the latter is the base Kepler version sm_30 whose functionality is a subset of all other Kepler versions: any code compiled for sm_30 will run on all other Kepler GPUs.

5.2. GPU Feature List

The following table lists the names of the current GPU architectures, annotated with the functional capabilities that they provide. There are other differences, such as amounts of register and processor clusters, that only affect execution performance.

In the CUDA naming scheme, GPUs are named sm_xy, where x denotes the GPU generation number, and y the version in that generation. Additionally, to facilitate comparing GPU capabilities, CUDA attempts to choose its GPU names such that if x_1y_1 <= x_2y_2 then all non-ISA related capabilities of sm_1y_1 are included in those of
From this it indeed follows that \texttt{sm\textunderscore 30} is the base Kepler model, and it also explains why higher entries in the tables are always functional extensions to the lower entries. This is denoted by the plus sign in the table. Moreover, if we abstract from the instruction encoding, it implies that \texttt{sm\textunderscore 30}’s functionality will continue to be included in all later GPU generations. As we will see next, this property will be the foundation for application compatibility support by \texttt{nvcc}.

<table>
<thead>
<tr>
<th>\texttt{sm\textunderscore 30 and sm\textunderscore 32}</th>
<th>Basic features</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>+ Kepler support</td>
</tr>
<tr>
<td></td>
<td>+ Unified memory programming</td>
</tr>
<tr>
<td>\texttt{sm\textunderscore 35}</td>
<td>+ Dynamic parallelism support</td>
</tr>
<tr>
<td>\texttt{sm\textunderscore 50}, \texttt{sm\textunderscore 52}, and \texttt{sm\textunderscore 53}</td>
<td>+ Maxwell support</td>
</tr>
<tr>
<td>\texttt{sm\textunderscore 60}, \texttt{sm\textunderscore 61}, and \texttt{sm\textunderscore 62}</td>
<td>+ Pascal support</td>
</tr>
<tr>
<td>\texttt{sm\textunderscore 70}</td>
<td>+ Volta support</td>
</tr>
</tbody>
</table>

5.3. Application Compatibility

Binary code compatibility over CPU generations, together with a published instruction set architecture is the usual mechanism for ensuring that distributed applications \textit{out there in the field} will continue to run on newer versions of the CPU when these become mainstream.

This situation is different for GPUs, because NVIDIA cannot guarantee binary compatibility without sacrificing regular opportunities for GPU improvements. Rather, as is already conventional in the graphics programming domain, \texttt{nvcc} relies on a two stage compilation model for ensuring application compatibility with future GPU generations.

5.4. Virtual Architectures

GPU compilation is performed via an intermediate representation, PTX, which can be considered as assembly for a virtual GPU architecture. Contrary to an actual graphics processor, such a virtual GPU is defined entirely by the set of capabilities, or features, that it provides to the application. In particular, a virtual GPU architecture provides a (largely) generic instruction set, and binary instruction encoding is a non-issue because PTX programs are always represented in text format.

Hence, a \texttt{nvcc} compilation command always uses two architectures: a \textit{virtual} intermediate architecture, plus a \textit{real} GPU architecture to specify the intended processor to execute on. For such an \texttt{nvcc} command to be valid, the \textit{real} architecture must be an implementation of the \textit{virtual} architecture. This is further explained below.

The chosen virtual architecture is more of a statement on the GPU capabilities that the application requires: using a \textit{smallest} virtual architecture still allows a \textit{widest} range of actual architectures for the second \texttt{nvcc} stage. Conversely, specifying a virtual
architecture that provides features unused by the application unnecessarily restricts the set of possible GPUs that can be specified in the second `nvcc` stage.

From this it follows that the virtual architecture should always be chosen as low as possible, thereby maximizing the actual GPUs to run on. The real architecture should be chosen as high as possible (assuming that this always generates better code), but this is only possible with knowledge of the actual GPUs on which the application is expected to run. As we will see later, in the situation of just in time compilation, where the driver has this exact knowledge: the runtime GPU is the one on which the program is about to be launched/executed.

![Diagram of two-staged compilation with virtual and real architectures](image)

**Figure 2** Two-Staged Compilation with Virtual and Real Architectures

### 5.5. Virtual Architecture Feature List

<table>
<thead>
<tr>
<th>compute_30 and compute_32</th>
<th>Basic features</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>+ Kepler support</td>
</tr>
<tr>
<td></td>
<td>+ Unified memory programming</td>
</tr>
<tr>
<td>compute_35</td>
<td>+ Dynamic parallelism support</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>compute_50, compute_52, and compute_53</th>
<th>+ Maxwell support</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>compute_60, compute_61, and compute_62</th>
<th>+ Pascal support</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>compute_70</th>
<th>+ Volta support</th>
</tr>
</thead>
</table>
The above table lists the currently defined virtual architectures. The virtual architecture naming scheme is the same as the real architecture naming scheme shown in Section GPU Feature List.

5.6. Further Mechanisms

Clearly, compilation staging in itself does not help towards the goal of application compatibility with future GPUs. For this we need the two other mechanisms by CUDA Samples: just in time compilation (JIT) and fatbinaries.

5.6.1. Just-in-Time Compilation

The compilation step to an actual GPU binds the code to one generation of GPUs. Within that generation, it involves a choice between GPU coverage and possible performance. For example, compiling to \texttt{sm\_30} allows the code to run on all Kepler-generation GPUs, but compiling to \texttt{sm\_35} would probably yield better code if Kepler GK110 and later are the only targets.

![Figure 3 Just-in-Time Compilation of Device Code](image)

By specifying a virtual code architecture instead of a real GPU, \texttt{nvcc} postpones the assembly of PTX code until application runtime, at which the target GPU is exactly known. For instance, the command below allows generation of exactly matching GPU binary code, when the application is launched on an \texttt{sm\_50} or later architecture.

```
nvcc x.cu --gpu-architecture=compute\_50 --gpu-code=compute\_50
```

The disadvantage of just in time compilation is increased application startup delay, but this can be alleviated by letting the CUDA driver use a compilation cache (refer to
"Section 3.1.1.2. Just-in-Time Compilation" of CUDA C Programming Guide) which is persistent over multiple runs of the applications.

5.6.2. Fatbinaries

A different solution to overcome startup delay by JIT while still allowing execution on newer GPUs is to specify multiple code instances, as in

```
 nvcc x.cu --gpu-architecture=compute_50 --gpu-code=compute_50,sm_50,sm_52
```

This command generates exact code for two Kepler variants, plus PTX code for use by JIT in case a next-generation GPU is encountered. nvcc organizes its device code in fatbinaries, which are able to hold multiple translations of the same GPU source code. At runtime, the CUDA driver will select the most appropriate translation when the device function is launched.

5.7. NVCC Examples

5.7.1. Base Notation

nvcc provides the options --gpu-architecture and --gpu-code for specifying the target architectures for both translation stages. Except for allowed short hands described below, the --gpu-architecture option takes a single value, which must be the name of a virtual compute architecture, while option --gpu-code takes a list of values which must all be the names of actual GPUs. nvcc performs a stage 2 translation for each of these GPUs, and will embed the result in the result of compilation (which usually is a host object file or executable).

Example

```
nvcc x.cu --gpu-architecture=compute_50 --gpu-code=sm_50,sm_52
```

5.7.2. Shorthand

nvcc allows a number of shorthands for simple cases.

5.7.2.1. Shorthand 1

--gpu-code arguments can be virtual architectures. In this case the stage 2 translation will be omitted for such virtual architecture, and the stage 1 PTX result will be embedded instead. At application launch, and in case the driver does not find a better alternative, the stage 2 compilation will be invoked by the driver with the PTX as input.

Example

```
nvcc x.cu --gpu-architecture=compute_50 --gpu-code=compute_50,sm_50,sm_52
```
5.7.2.2. Shorthand 2

The `--gpu-code` option can be omitted. Only in this case, the `--gpu-architecture` value can be a non-virtual architecture. The `--gpu-code` values default to the closest virtual architecture that is implemented by the GPU specified with `--gpu-architecture`, plus the `--gpu-architecture`, value itself. The closest virtual architecture is used as the effective `--gpu-architecture`, value. If the `--gpu-architecture` value is a virtual architecture, it is also used as the effective `--gpu-code` value.

**Example**

```
nvcc x.cu --gpu-architecture=sm_52
nvcc x.cu --gpu-architecture=compute_50
```

are equivalent to

```
nvcc x.cu --gpu-architecture=compute_52 --gpu-code=sm_52,compute_52
nvcc x.cu --gpu-architecture=compute_50 --gpu-code=compute_50
```

5.7.2.3. Shorthand 3

Both `--gpu-architecture` and `--gpu-code` options can be omitted.

**Example**

```
nvcc x.cu
```

is equivalent to

```
nvcc x.cu --gpu-architecture=compute_30 --gpu-code=sm_30,compute_30
```

5.7.3. Extended Notation

The options `--gpu-architecture` and `--gpu-code` can be used in all cases where code is to be generated for one or more GPUs using a common virtual architecture. This will cause a single invocation of `nvcc` stage 1 (that is, preprocessing and generation of virtual PTX assembly code), followed by a compilation stage 2 (binary code generation) repeated for each specified GPU.

Using a common virtual architecture means that all assumed GPU features are fixed for the entire `nvcc` compilation. For instance, the following `nvcc` command assumes no half-precision floating-point operation support for both the `sm_50` code and the `sm_53` code:

```
nvcc x.cu --gpu-architecture=compute_50 --gpu-code=compute_50,sm_50,sm_53
```

Sometimes it is necessary to perform different GPU code generation steps, partitioned over different architectures. This is possible using `nvcc` option `--generate-code`, which then must be used instead of a `--gpu-architecture` and `--gpu-code` combination.

Unlike option `--gpu-architecture` option `--generate-code`, may be repeated on the `nvcc` command line. It takes sub-options `arch` and `code`, which must not
be confused with their main option equivalents, but behave similarly. If repeated architecture compilation is used, then the device code must use conditional compilation based on the value of the architecture identification macro \texttt{__CUDA_ARCH__}, which is described in the next section.

For example, the following assumes absence of half-precision floating-point operation support for the \texttt{sm\_50} and \texttt{sm\_52} code, but full support on \texttt{sm\_53}:

```bash
nvcc x.cu \
  --generate-code arch=compute\_50,code=sm\_50 \
  --generate-code arch=compute\_50,code=sm\_52 \
  --generate-code arch=compute\_53,code=sm\_53
```

Or, leaving actual GPU code generation to the JIT compiler in the CUDA driver:

```bash
nvcc x.cu \
  --generate-code arch=compute\_50,code=compute\_50 \
  --generate-code arch=compute\_53,code=compute\_53
```

The code sub-options can be combined with a slightly more complex syntax:

```bash
nvcc x.cu \
  --generate-code arch=compute\_50,code=[sm\_50,sm\_52] \
  --generate-code arch=compute\_53,code=sm\_53
```

### 5.7.4. Virtual Architecture Identification Macro

The architecture identification macro \texttt{__CUDA_ARCH__} is assigned a three-digit value string \texttt{xy0} (ending in a literal \texttt{0}) during each \texttt{nvcc} compilation stage 1 that compiles for \texttt{compute\_xy}.

This macro can be used in the implementation of GPU functions for determining the virtual architecture for which it is currently being compiled. The host code (the non-GPU code) must not depend on it.
Prior to the 5.0 release, CUDA did not support separate compilation, so CUDA code could not call device functions or access variables across files. Such compilation is referred to as whole program compilation. We have always supported the separate compilation of host code, it was just the device CUDA code that needed to all be within one file. Starting with CUDA 5.0, separate compilation of device code is supported, but the old whole program mode is still the default, so there are new options to invoke separate compilation.

6.1. Code Changes for Separate Compilation

The code changes required for separate compilation of device code are the same as what you already do for host code, namely using `extern` and `static` to control the visibility of symbols. Note that previously `extern` was ignored in CUDA code; now it will be honored. With the use of `static` it is possible to have multiple device symbols with the same name in different files. For this reason, the CUDA API calls that referred to symbols by their string name are deprecated; instead the symbol should be referenced by its address.

6.2. NVCC Options for Separate Compilation

CUDA works by embedding device code into host objects. In whole program compilation, it embeds executable device code into the host object. In separate compilation, we embed relocatable device code into the host object, and run `nvlink`, the device linker, to link all the device code together. The output of `nvlink` is then linked together with all the host objects by the host linker to form the final executable.

The generation of relocatable vs executable device code is controlled by the `--relocatable-device-code` option.

The `--compile` option is already used to control stopping a compile at a host object, so a new option `--device-c` is added that simply does `--relocatable-device-code=true --compile`.
To invoke just the device linker, the --device-link option can be used, which emits a host object containing the embedded executable device code. The output of that must then be passed to the host linker. Or:

```
nvcc <objects>
```

can be used to implicitly call both the device and host linkers. This works because if the device linker does not see any relocatable code it does not do anything.

Figure 4 shows the flow (nvcc --device-c has the same flow as Figure 1).

![CUDA Separate Compilation Trajectory](image)

**Figure 4  CUDA Separate Compilation Trajectory**

### 6.3. Libraries

The device linker has the ability to read the static host library formats (.a on Linux and Mac OS X, .lib on Windows). It ignores any dynamic (.so or .dll) libraries. The --library and --library-path options can be used to pass libraries to both the device and host linker. The library name is specified without the library file extension when the --library option is used.

```
nvcc --gpu-architecture=sm_50 a.o b.o --library-path=<path> --library=foo
```

Alternatively, the library name, including the library file extension, can be used without the --library option on Windows.

```
nvcc --gpu-architecture=sm_50 a.obj b.obj foo.lib --library-path=<path>
```

Note that the device linker ignores any objects that do not have relocatable device code.
6.4. Examples

Suppose we have the following files:

```c
//--------- b.h ---------
#define N 8
extern __device__ int g[N];
extern __device__ void bar(void);

//--------- b.cu ---------
#include "b.h"
__device__ int g[N];
__device__ void bar (void)
{
  g[threadIdx.x]++;
}

//--------- a.cu ---------
#include <stdio.h>
#include "b.h"
__global__ void foo (void) {
  __shared__ int a[N];
a[threadIdx.x] = threadIdx.x;
__syncthreads();
g[threadIdx.x] = a[blockDim.x - threadIdx.x - 1];
  bar();
}

int main (void) {
  unsigned int i;
  int *dg, hg[N];
  int sum = 0;
  foo<<<1, N>>>();
  if(cudaGetSymbolAddress((void**)&dg, g)){
    printf("couldn't get the symbol addr\n");
    return 1;
  }
  if(cudaMemcpy(hg, dg, N * sizeof(int), cudaMemcpyDeviceToHost)){
    printf("couldn't memcpy\n");
    return 1;
  }
  for (i = 0; i < N; i++) {
    sum += hg[i];
  }
  if (sum == 36) {
    printf("PASSED\n");
  } else {
    printf("FAILED (%d)\n", sum);
  }
  return 0;
}
```
These can be compiled with the following commands (these examples are for Linux):

```
nvcc --gpu-architecture=sm_50 --device-c a.cu b.cu
nvcc --gpu-architecture=sm_50 a.o b.o
```

If you want to invoke the device and host linker separately, you can do:

```
nvcc --gpu-architecture=sm_50 --device-c a.cu b.cu
nvcc --gpu-architecture=sm_50 --device-link a.o b.o --output-file link.o
g++ a.o b.o link.o --library-path=<path> --library=cudart
```

Note that all desired target architectures must be passed to the device linker, as that specifies what will be in the final executable (some objects or libraries may contain device code for multiple architectures, and the link step can then choose what to put in the final executable).

If you want to use the driver API to load a linked cubin, you can request just the cubin:

```
nvcc --gpu-architecture=sm_50 --device-link a.o b.o
    --cubin --output-file link.cubin
```

The objects could be put into a library and used with:

```
nvcc --gpu-architecture=sm_50 --device-c a.cu b.cu
nvcc --lib a.o b.o --output-file test.a
nvcc --gpu-architecture=sm_50 test.a
```

Note that only static libraries are supported by the device linker.

A PTX file can be compiled to a host object file and then linked by using:

```
nvcc --gpu-architecture=sm_50 --device-c a.ptx
```

An example that uses libraries, host linker, and dynamic parallelism would be:

```
nvcc --gpu-architecture=sm_50 --device-c a.cu b.cu
nvcc --gpu-architecture=sm_50 --device-link a.o b.o --output-file link.o
nvcc --lib --output-file libgpu.a a.o b.o link.o
g++ host.o --library=gpu --library-path=<path> \
    --library=cudadevrt --library=cudart
```

It is possible to do multiple device links within a single host executable, as long as each device link is independent of the other. This requirement of independence means that they cannot share code across device executables, nor can they share addresses (e.g., a device function address can be passed from host to device for a callback only if the device link sees both the caller and potential callback callee; you cannot pass an address from one device executable to another, as those are separate address spaces).

### 6.5. Potential Separate Compilation Issues

#### 6.5.1. Object Compatibility

Only relocatable device code with the same ABI version, link-compatible SM target architecture, and same pointer size (32 or 64) can be linked together. Incompatible objects will produce a link error. Link-compatible SM architectures are ones that have compatible SASS binaries that can combine without translating, e.g. sm_52 and sm_50.
An object could have been compiled for a different architecture but also have PTX available, in which case the device linker will JIT the PTX to cubin for the desired architecture and then link. Relocatable device code requires CUDA 5.0 or later Toolkit.

If a kernel is limited to a certain number of registers with the `launch_bounds` attribute or the `--maxrregcount` option, then all functions that the kernel calls must not use more than that number of registers; if they exceed the limit, then a link error will be given.

### 6.5.2. JIT Linking Support

CUDA 5.0 does not support JIT linking, while CUDA 5.5 does. This means that to use JIT linking you must recompile your code with CUDA 5.5 or later. JIT linking means doing a relink of the code at startup time. The device linker (nvlink) links at the cubin level. If the cubin does not match the target architecture at load time, the driver re-invokes the device linker to generate cubin for the target architecture, by first JIT’ing the PTX for each object to the appropriate cubin, and then linking together the new cubin.

### 6.5.3. Implicit CUDA Host Code

A file like `b.cu` above only contains CUDA device code, so one might think that the `b.o` object doesn’t need to be passed to the host linker. But actually there is implicit host code generated whenever a device symbol can be accessed from the host side, either via a launch or an API call like `cudaGetSymbolAddress()`. This implicit host code is put into `b.o`, and needs to be passed to the host linker. Plus, for JIT linking to work all device code must be passed to the host linker, else the host executable will not contain device code needed for the JIT link. So a general rule is that the device linker and host linker must see the same host object files (if the object files have any device references in them—if a file is pure host then the device linker doesn’t need to see it). If an object file containing device code is not passed to the host linker, then you will see an error message about the function `__cudaRegisterLinkedBinary_name` calling an undefined or unresolved symbol `__fatbinwrap_name`.

### 6.5.4. Using `__CUDA_ARCH__`

In separate compilation, `__CUDA_ARCH__` must not be used in headers such that different objects could contain different behavior. Or, it must be guaranteed that all objects will compile for the same compute_arch. If a weak function or template function is defined in a header and its behavior depends on `__CUDA_ARCH__`, then the instances of that function in the objects could conflict if the objects are compiled for different compute arch. For example, if an a.h contains:

```cpp
template<typename T>
__device__ T* getptr(void)
{
    #if __CUDA_ARCH__ == 500
        return NULL; /* no address */
    #else
        __shared__ T arr[256];
        return arr;
    #endif
}
```
Then if a.cu and b.cu both include a.h and instantiate `getptr` for the same type, and b.cu expects a non-NULL address, and compile with:

```
nvcc --gpu-architecture=compute_50 --device-c a.cu
nvcc --gpu-architecture=compute_52 --device-c b.cu
nvcc --gpu-architecture=sm_52 a.o b.o
```

At link time only one version of the getptr is used, so the behavior would depend on which version is picked. To avoid this, either a.cu and b.cu must be compiled for the same compute arch, or `__CUDA_ARCH__` should not be used in the shared header function.

### 6.5.5. Device Code in Libraries

If a device function with non-weak external linkage is defined in a library as well as a non-library object, the device linker will complain about the multiple definitions (this differs from traditional host linkers that may ignore the function definition from the library object, if it was already found in an earlier object).
7.1. Cross Compilation

Cross compilation is controlled by using the following \texttt{nvcc} command line options:

- \texttt{--compiler-bindir} is used for cross compilation, where the underlying host compiler is capable of generating objects for the target platform.
- \texttt{--machine=32}. This option signals that the target platform is a 32-bit platform. Use this when the host platform is a 64-bit platform.

7.2. Keeping Intermediate Phase Files

\texttt{nvcc} stores intermediate results by default into temporary files that are deleted immediately before it completes. The location of the temporary file directories used are, depending on the current platform, as follows:

- **Windows**
  
  Value of environment variable \texttt{TEMP} is used. If it is not set, \texttt{C:\Windows\temp} is used instead.

- **Other Platforms**
  
  Value of environment variable \texttt{TMPDIR} is used. If it is not set, \texttt{/tmp} is used instead.

Option \texttt{--keep} makes \texttt{nvcc} store these intermediate files in the current directory or in the directory specified by \texttt{--keep-dir} instead, with names as described in Supported Phases.

7.3. Cleaning Up Generated Files

All files generated by a particular \texttt{nvcc} command can be cleaned up by repeating the command, but with additional option \texttt{--clean-targets}. This option is particularly useful after using \texttt{--keep}, because the \texttt{--keep} option usually leaves quite an amount of intermediate files around.
Because using `--clean-targets` will remove exactly what the original `nvcc` command created, it is important to exactly repeat all of the options in the original command. For instance, in the following example, omitting `--keep`, or adding `--compile` will have different cleanup effects.

```
nvcc acos.cu --keep
nvcc acos.cu --keep --clean-targets
```

### 7.4. Printing Code Generation Statistics

A summary on the amount of used registers and the amount of memory needed per compiled device function can be printed by passing option `--resource-usage` to `nvcc`:

```
$ nvcc --resource-usage acos.cu
ptxas info : 1536 bytes gmem, 8 bytes cmem[14]
ptxas info : Compiling entry function 'acos_main' for 'sm_30'
ptxas info : Function properties for acos_main
             0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
ptxas info : Used 6 registers, 1536 bytes smem, 32 bytes cmem[0]
```

As shown in the above example, the amounts of statically allocated global memory (gmem) and constant memory in bank 14 (cmem) are listed.

Global memory and some of the constant banks are module scoped resources and not per kernel resources. Allocation of constant variables to constant banks is profile specific.

Followed by this, per kernel resource information is printed.

Stack frame is per thread stack usage used by this function. Spill stores and loads represent stores and loads done on stack memory which are being used for storing variables that couldn't be allocated to physical registers.

Similarly number of registers, amount of shared memory and total space in constant bank allocated is shown.
Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication of otherwise under any patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all other information previously supplied. NVIDIA Corporation products are not authorized as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA and the NVIDIA logo are trademarks or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2007-2018 NVIDIA Corporation. All rights reserved.

www.nvidia.com