

### **NVIDIA TensorRT**

Support Matrix | NVIDIA Docs

### **Table of Contents**

Chapter 1. Features For Platforms And Software	1
Chapter 2. Layers And Features	3
Chapter 3. Layers And Precision	7
Chapter 4. Hardware And Precision	10
Chapter 5. Layers For Flow-Control Constructs	12
Chapter 6. Compute Capability Per Platform	15
Chapter 7. Software Versions Per Platform	16
Chapter 8. ONNX Operator Support	17

## Chapter 1. Features For Platforms And Software

This section lists the supported  $\mathsf{NVIDIA}^{\otimes}$  Tensor $\mathsf{RT}^{^{\mathsf{TM}}}$  features based on which platform and software.

List of supported features per platform. Table 1.

	Linux x86-64	Windows x64	Linux ppc64le	Linux AArch64
	8.2.x	8.2.x	8.0.x	8.2.x
Supported NVIDIA	<u>11.5</u> <sup>1</sup>	<u>11.5</u> <sup>2</sup>	<u>11.3 update 1</u>	<u>11.4 update 3</u>
CUDA <sup>®</sup> versions	11.4 update 3	<u>11.4 update 3</u>		10.2
	<u>11.3 update 1<sup>1</sup></u>	<u>11.3 update 1</u>		
	<u>11.2 update 2<sup>1</sup></u>	11.2 update 2		
	<u>11.1 update 1<sup>1</sup></u>	<u>11.1 update 1</u>		
	<u>11.0 update 1<sup>1</sup></u>	<u>11.0 update 1</u>		
	10.2	10.2		
Supported cuBLAS	11.7.3.x	11.7.3.x	11.5.1.109	11.6.5.x
<u>versions</u>	11.6.5.x	11.6.5.x		10.2.2.214
	11.5.1.109	11.5.1.109		
	11.4.1.1043	11.4.1.1043		
	11.3.0.106	11.3.0.106		
	11.2.0.252	11.2.0.252		
	10.2.3.254	10.2.3.254		

These CUDA versions are supported using a single build, built with CUDA toolkit 11.4. It is compatible with all CUDA 11.x versions and only requires driver 450.x.
 The NVRTC dynamic library from CUDA toolkit version 11.4 is required when using CUDA toolkits newer than 11.4.

	Linux x86-64	Windows x64	Linux ppc64le	Linux AArch64
	8.2.x	8.2.x	8.0.x	8.2.x
Supported cuDNN versions	<u>cuDNN 8.2.1</u>	<u>cuDNN 8.2.1</u>	<u>cuDNN 8.2.1</u>	<u>cuDNN 8.2.1</u>
TensorRT Python API	Yes	Yes	Yes	Yes
NvUffParser	Yes	Yes	Yes	Yes
NvOnnxParser	Yes	Yes	Yes	Yes
Loops	Yes	Yes	Yes	Yes



### Note:

- Serialized engines are not portable across platforms or TensorRT versions.
- ► Refer to the minimum compatible driver versions in the <u>NVIDIA CUDA Release Notes</u> for specific <u>NVIDIA Driver</u> versions.

### Chapter 2. Layers And Features

The section lists the supported TensorRT layers and each of the features.

### About this task



#### Note:

- Supports broadcast indicates support for broadcast in this layer. This layer allows its two input tensors to be of dimensions [1, 5, 4, 3] and [1, 5, 1, 1], and its output is [1, 5, 4, 3]. The second input tensor has been broadcast in the innermost 2 dimensions.
- Supports broadcast across batch indicates support for broadcast across the batch dimension. "NA" in this column means it's not allowed in networks with an implicit batch dimension.

Table 2. List of supported features per TensorRT layer.

Layer	Dimensions of input yer tensor		Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>IActivationLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>IAssertionLayer</u>	0-1 dimensions	No output	No	No	No
<u>IConcatenationL</u>	<u>a∮e7</u> dimensions	1-7 dimensions	No	No	No
<u>IConditionLayer</u>	0	No output	No	No	No
<u>IConstantLayer</u>	has no inputs	0-7 dimensions	No	No	Always
IConvolutionLayer > 2D Convolution	e8 or more dimensions	3 or more dimensions	Yes	No	No

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
IConvolutionLay  > 3D  Convolution	e≰ or more dimensions	4 or more dimensions	No	No	No
IDeconvolutionL > 2D Deconvolution	ageor more dimensions	3 or more dimensions	Yes	No	No
IDeconvolutionL > 3D Deconvolution	a¥eor more dimensions	4 or more dimensions	No	No	No
<u>IDequantizeLaye</u>	er2 or more dimensions	2 or more dimensions	Yes	No	No
<u>IEinsumLayer</u>	0-7 dimensions	0-7 dimensions	No	No	Yes
<u>IElementWiseLa</u>	<u>yθr</u> 7 dimensions	0-7 dimensions	No	Yes	Yes
<u>IFillLayer</u>	1 dimension	0-7 dimensions	No	NA	NA
<u>IFullyConnected</u>	<u>Layær</u> more dimensions	3 or more dimensions	Yes	No	No
<u>IGatherLayer</u>	<ul><li>Input1: 1-7 dimensions</li><li>Input2: 0-7 dimensions</li></ul>	0-7 dimensions	No	No	Yes
<u>IldentityLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>IIfConditionalOu</u>	tpO+17_dimmensions	0-7 dimensions	No	No	No
<u>IIfConditionalInp</u>	u@LZiydimensions	0-7 dimensions	No	No	No
<u>IlteratorLayer</u>	1-7 dimensions	0-6 dimensions	No	No	NA
<u>ILoopOutputLaye</u>	er0-7 dimensions	0-7 dimensions	No	No	NA
ILRNLayer	3 or more dimensions	3 or more dimensions	Yes	No	No
<u>IMatrixMultiplyL</u>	ager more dimensions	2 or more dimensions	No	Yes	Yes
<u>IPaddingLayer</u>	3 or more dimensions	3 or more dimensions	Yes	No	No

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>IParametricRelu</u>	<u>L1ay7ed</u> imensions	1-7 dimensions	No	No	No
<u>IPluginV2Layer</u>	User defined	User defined	User defined	User defined	User defined
IPoolingLayer > 2D Pooling	3 or more dimensions	3 or more dimensions	Yes	Yes	Yes
IPoolingLayer > 3D Pooling	4 or more dimensions	4 or more dimensions	No	Yes	Yes
<u>IQuantizeLayer</u>	2 or more dimensions	2 or more dimensions	Yes	No	No
IRaggedSoftMax	dimensions Bounds: 2 dimensions	2 or more dimensions	No	No	Yes
IRecurrenceLaye	en0-7 dimensions	0-7 dimensions	No	No	NA
<u>IReduceLayer</u>	1-7 dimensions	0-7 dimensions	No	No	No
<u>IResizeLayer</u>	1-7 dimensions	1-7 dimensions	No	No	No
<u>IRNNv2Layer</u>	<ul> <li>Data/ Hidden/ Cell: 2 or more dimensions</li> <li>Seqlen: 0 or more dimensions</li> </ul>	Data/Hidden/ Cell: 2 or more dimensions	No	No	No
<u>IScaleLayer</u>	3 or more dimensions	3 or more dimensions	Yes	No	No
<u>IScatterLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>ISelectLayer</u>	0-7 dimensions	0-7 dimensions	No	Yes	NA
<u>IShapeLayer</u>	1 or more dimensions	1 dimension	No	No	NA
<u>IShuffleLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>ISliceLayer</u>	1-7 dimensions	1-7 dimensions	No	No	Yes
<u>ISoftMaxLayer</u>	1-7 dimensions	1-7 dimensions	No	No	Yes
ITopKLayer	1-7 dimensions	<ul> <li>Output1:         <ul> <li>1-7</li> <li>dimensions</li> </ul> </li> <li>Output2:         <ul> <li>1-7</li> <li>dimensions</li> </ul> </li> </ul>	Yes	No	Yes
ITripLimitLayer	0 dimensions	has no outputs	No	No	NA
<u>IUnaryLayer</u>	1-7 dimensions	1-7 dimensions	No	No	No

For more information about each of the TensorRT layers, see  $\underline{\sf TensorRT\ Layers}.$ 

### Chapter 3. Layers And Precision

The section lists the TensorRT layers and the precision modes that each layer supports. It also lists the ability of the layer to run on Deep Learning Accelerator (DLA).

For more information about additional constraints, see <u>DLA Supported Layers</u>.

For more information about each of the TensorRT layers, see <u>TensorRT Layers</u>. To view a list of the specific attributes that are supported by each layer, refer to the <u>NVIDIA TensorRT API</u> Reference documentation.

Table 3. List of supported precision modes per TensorRT layer.

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
IActivationL	a <b>ye</b> is	Yes	Yes	No	No	Yes <sup>3</sup>	Yes <sup>4</sup>
IAssertionLa	ayNdo	No	No	No	Yes	No	No
<u>IConcatenat</u>	idrelsayer	Yes	Yes	Yes	No	Yes <sup>5</sup>	Yes <sup>5</sup>
<u>IConditionLa</u>	ayNdo	No	No	No	Yes	No	No
<u>IConstantLa</u>	<u>y<b>¥e</b></u> s	Yes	Yes	Yes	No	No	No
IConvolution > 2D Convolution		Yes	Yes	No	No	Yes	Yes
IConvolution > 3D Convolution		Yes	Yes	No	No	No	No
IDeconvolut > 2D Deconvoluti		Yes	Yes	No	No	Yes	Yes <sup>6</sup>

<sup>&</sup>lt;sup>3</sup> Partial support. Yes for ReLU, Clipped ReLU, Leaky ReLU, Sigmoid and TanH activation types only.

Partial support. Yes for ReLU, Clipped ReLU, Leaky ReLU, Sigmoid and Tanh activation types only.

Partial support. Yes for concatenation across c dimension only.

<sup>&</sup>lt;sup>6</sup> Partial support. Yes for ungrouped deconvolutions and No for grouped.

Layer F	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
<u>IDeconvolution</u>	felsayer	Yes	No	No	No	No	No
> 3D Deconvolution	<u>1</u>						
<u>IDequantize</u> L	<u>alycer</u>	No	Yes	No	No	No	No
<u>IEinsumLaye</u>	es es	Yes	No	No	No	No	No
<u>IElementWise</u>	<u>lesyer</u>	Yes	No	Yes	Yes	Yes <sup>7</sup>	Yes <sup>8</sup>
<u>IFillLayer</u> Y	'es	No	No	Yes	No	No	No
<u>IFullyConnect</u>	<u>æsLayer</u>	Yes	Yes	No	No	Yes	Yes
<u>IGatherLayer</u> Y	'es	Yes	No	Yes	No	No	No
IldentityLayer	'es	Yes	Yes	Yes	No	No	No
<u>IIfConditional</u> Y	ØestputLayer	Yes	No	Yes	Yes	No	No
<u>IIfConditional</u>	<b>ھs</b> utLayer	Yes	No	Yes	Yes	No	No
IlteratorLayer	es_	Yes	No	Yes	No	No	No
<u>ILoopOutput</u> LY	<del>áeyse</del> r	Yes	No	Yes	No	No	No
ILRNLayer Y	'es	Yes	Yes	No	No	Yes	No
<u>IMatrixMultip</u> Y	Y <u>elsayer</u>	Yes	No	No	No	No	No
<u>IPaddingLaye</u>	<u>f</u> es	Yes	Yes	No	No	No	No
<u>IParametric</u> R	<b>⊞</b> sLayer	Yes	Yes	No	No	No	No
IPluginV2Lay&	<u>e</u> s	Yes	Yes	No	No	No	No
IPoolingLayer   > 2D   Pooling	es/es	Yes	Yes	No	No	Yes <sup>9</sup>	Yes <sup>9</sup>
IPoolingLayer  > 3D  Pooling	es/es	Yes	No	No	No	No	No
<u>IQuantizeLay</u>	<u>e</u> s	No	No	No	No	No	No
<u>IRaggedSoftM</u>	<b>′e</b> sLayer	No	No	No	No	No	No
<u>IRecurrence</u> ∆	ægeer	Yes	No	Yes	Yes	No	No
<u>IReduceLayer</u>	es es	Yes	Yes	Yes	No	No	No
<u>IResizeLayer</u> Y	'es	Yes	No	No	No	No	No
IRNNv2LayerY	'es	Yes	No	No	No	No	No

Partial support. Yes for sum, sub, prod, min and max elementwise operations only.
Partial support. Yes for sum elementwise operation only.
Partial support. Yes for max and average padding inclusive pooling type only.

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
IScaleLayer	Yes	Yes	Yes	No	No	Yes <sup>10</sup>	Yes <sup>10</sup>
<u>IScatterLaye</u>	e <b>r</b> Yes	Yes	Yes	Yes	No	No	No
<u>ISelectLayer</u>	Yes	Yes	No	Yes	Yes	No	No
IShapeLayer	<sup>1</sup> Yes	Yes	Yes	Yes	Yes	No	No
IShuffleLaye	rYes	Yes	Yes	Yes	No	No	No
<u>ISliceLayer</u>	Yes	Yes	No <sup>12</sup>	Yes	No	No	No
ISoftMaxLay	<u>eY</u> es	Yes	No	No	No	No	No
ITopKLayer	Yes	Yes	No	No	No	No	No
ITripLimitLa	<u>y<b>Ye</b>e</u> s	Yes	No	Yes	Yes	No	No
IUnaryLayer	Yes	Yes	No	No	Yes	No	No



**Note:** DLA with FP16/INT8 precision with some restrictions on layer parameters.

TRM-09025-001 \_v8.2.3 | 9 NVIDIA TensorRT

Partial support. DLA does not support power on scale layer.
 Output is always INT32.
 Partial support. Yes for unstrided Slice and No for strided.

# Chapter 4. Hardware And Precision

The following table lists NVIDIA hardware and which precision modes each hardware supports. TensorRT supports all NVIDIA hardware with capability SM 5.0 or higher. It also lists the availability of DLA on this hardware. Refer to the following tables for the specifics.



Note: Support for CUDA compute capability version 3.0 has been removed. Support for CUDA compute capability versions below 5.0 may be removed in a future release and is now deprecated.

Supported hardware Table 4.

CUDA Compute Capability	Example Device	TF32	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
8.6	NVIDIA A10	Yes	Yes	Yes	Yes	Yes	Yes	No
8.0	NVIDIA A100/ GA100 GPU	Yes	Yes	Yes	Yes	Yes	Yes	No
7.5	Tesla T4	No	Yes	Yes	Yes	Yes	Yes	No
7.2	Jetson AGX Xavier	No	Yes	Yes	Yes	Yes	Yes	Yes
7.0	Tesla V100	No	Yes	Yes	Yes	Yes	No	No
6.2	Jetson TX2	No	Yes	Yes	No	No	No	No
6.1	Tesla P4	No	Yes	No	Yes	No	No	No
6.0	Tesla P100	No	Yes	Yes	No	No	No	No

CUDA Compute Capability	Example Device	TF32	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
5.3	Jetson TX1	No	Yes	Yes	No	No	No	No
5.2	Tesla M4	No	Yes	No	No	No	No	No
5.0	Quadro K2200	No	Yes	No	No	No	No	No

### Deprecated hardware

Table 5. List of supported precision mode per hardware.

CUDA Compute Capability	Example Device	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
3.7	Tesla K80	Yes	No	No	No	No	No
3.5	Tesla K40	Yes	No	No	No	No	No

### Removed hardware

Table 6. List of supported precision mode per hardware.

CUDA Compute Capability	Example Device	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
3.0	Tesla K10	Yes	No	No	No	No	No

### Chapter 5. Layers For Flow-Control Constructs

The following table lists the TensorRT layers that can be used as interior layers in TensorRT flow-control constructs.

Currently, TensorRT supports loop constructs (via ILoopLayer) and ternary conditional constructs (via IIfConditionalLayer). Interior layers are layers that comprise the body of a loop or one of the two branches of an if-conditional.

An ILoopLayer interior layer may contain other loops and/or if-conditionals. An IIfConditionalLayer branch may contain other if-conditionals and/or loops.

Flow-control constructs do not support INT8 calibration and interior-layers cannot employ implicit-quantization (INT8 is supported only in explicit-quantization mode).

Table 7. List of TensorRT layers that are supported as interior layers of flow-control constructs

Layer	Supported
<u>IActivationLayer</u>	Yes, when the operation is one of: krelu,
	kSIGMOID, kTANH, kELU
IAssertionLayer	Yes
<u>IConcatenationLayer</u>	Yes
<u>IConditionLayer</u>	Yes (for nested conditionals)
<u>IConstantLayer</u>	Yes
<u>IConvolutionLayer &gt; 2D Convolution</u>	singleton channel and spatial dims, i.e. said
	dimensions must be static or have a single value
	in each optimization profile
IConvolutionLayer > 3D Convolution	singleton channel and spatial dims
IDeconvolutionLayer > 2D Deconvolution	No
IDeconvolutionLayer > 3D Deconvolution	No
<u>IDequantizeLayer</u>	No

Layer	Supported
<u>IEinsumLayer</u>	Yes
<u>IElementWiseLayer</u>	Yes
<u>IFillLayer</u>	kRANDOM_UNIFORM only
<u>IFullyConnectedLayer</u>	Yes
<u>IGatherLayer</u>	Yes
<u>IldentityLayer</u>	Yes
<u>IlfConditionalOutputLayer</u>	Yes (for nested conditionals)
<u>IlfConditionalInputLayer</u>	Yes (for nested conditionals)
<u>IlteratorLayer</u>	Yes (for nested loops)
<u>ILoopOutputLayer</u>	Yes (for nested loops)
ILRNLayer	No
<u>IMatrixMultiplyLayer</u>	Yes
<u>IPaddingLayer</u>	No
<u>IParametricReluLayer</u>	No
<u>IPluginV2Layer</u>	Yes
IPoolingLayer > 2D Pooling	No
<u>IPoolingLayer &gt; 3D Pooling</u>	No
<u>IQuantizeLayer</u>	No
<u>IRaggedSoftMaxLayer</u>	No
<u>IRecurrenceLayer</u>	Yes
IReduceLayer	Yes
<u>IResizeLayer</u>	No
IRNNv2Layer	No
<u>IScaleLayer</u>	Yes
<u>IScatterLayer</u>	Yes
<u>ISelectLayer</u>	Yes
<u>IShapeLayer</u>	Yes
<u>IShuffleLayer</u>	Yes
<u>ISliceLayer</u>	Yes
<u>ISoftMaxLayer</u>	Yes
ITopKLayer	No
<u>ITripLimitLayer</u>	Yes

Layer	Supported
<u>IUnaryLayer</u>	Yes, when the operation is one of: kABS, kCEIL,
	kERF, kEXP, kFLOOR, kLOG, kNEG, kNOT, kRECIP,
	kROUND, kSIGN, kSQRT, kSIN, kCOS, kATAN

## Chapter 6. Compute Capability Per Platform

The section lists the supported compute capability based on platform.

Table 8. Compute capability per platform

Platform	Compute capability
Linux x86-64	3.5, 3.7, 5.0, 5.2, 6.0, 6.1, 7.0, 7.5, 8.0 <sup>13</sup> , 8.6 <sup>14</sup>
Windows 10 x64	3.5, 3.7, 5.0, 5.2, 6.0, 6.1, 7.0, 7.5, 8.0 <sup>13</sup> , 8.6 <sup>14</sup>
CentOS 8.3 ppc64le	7.0, 7.5, 8.0, 8.6
Ubuntu 20.04 SBSA	7.0, 7.5, 8.0, 8.6
JetPack AArch64	5.3, 6.2, 7.2

<sup>13</sup> Requires CUDA toolkit 11.0 or newer and a TensorRT CUDA 11.x build.
14 Requires CUDA toolkit 11.1 or newer and a TensorRT CUDA 11.x build.

# Chapter 7. Software Versions Per Platform

The section lists the supported software versions based on platform.

List of supported platforms per software version. Table 9.

Platform	Compiler version	Python version
Ubuntu 18.04 x86-64	gcc 8.3.1	3.6
Ubuntu 20.04 x86-64	gcc 8.3.1	3.8
CentOS 7.9 x86-64	gcc 8.3.1	3.6
CentOS 8.3 x86-64	gcc 8.3.1	3.8
SLES 15 x86-64	gcc 8.3.1	N/A
Windows 10 x64	MSVC 2017u5	N/A
CentOS 8.3 ppc64le	<u>Clang 10.0.1</u>	3.8
Ubuntu 20.04 SBSA	gcc 8.4.0	3.8
JetPack AArch64	gcc 7.5.0	3.6



Note: Python versions supported when using Debian or RPM packages. When using Python wheel files, versions 3.6, 3.7, 3.8, and 3.9 are supported.

# Chapter 8. ONNX Operator Support

The ONNX operator support list for TensorRT can be found <a href="https://example.com/here">here.</a>

#### Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

#### ARM

ARM, AMBA and ARM Powered are registered trademarks of ARM Limited. Cortex, MPCore and Mali are trademarks of ARM Limited. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM Inc.; ARM KK; ARM Korea Limited.; ARM Taiwan Limited; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Germany GmbH; ARM Embedded Technologies Pvt. Ltd.; ARM Norway, AS and ARM Sweden AB.

#### **HDMI**

 $HDMI, the\ HDMI\ logo, and\ High-Definition\ Multimedia\ Interface\ are\ trademarks\ or\ registered\ trademarks\ of\ HDMI\ Licensing\ LLC.$ 

#### Blackberry/QNX

Copyright © 2020 BlackBerry Limited. All rights reserved.

Trademarks, including but not limited to BLACKBERRY, EMBLEM Design, QNX, AVIAGE, MOMENTICS, NEUTRINO and QNX CAR are the trademarks or registered trademarks of BlackBerry Limited, used under license, and the exclusive rights to such trademarks are expressly reserved.

#### Google

 $And roid, And roid\ TV,\ Google\ Play\ and\ the\ Google\ Play\ logo\ are\ trademarks\ of\ Google,\ Inc.$ 



#### Trademarks

NVIDIA, the NVIDIA logo, and CUDA, DALI, DRIVE, JetPack, Jetson AGX Xavier, Jetson Nano, Kepler, Maxwell, NGC, Nsight, Pascal, Quadro, Tegra, TensorRT, Triton, Turing and Volta are trademarks and/or registered trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

#### Copyright

 $^{\hbox{\scriptsize @}}$  2018-2022 NVIDIA Corporation & affiliates. All rights reserved.

