

NVIDIA TensorRT

Support Matrix | NVIDIA Docs

Table of Contents

Chapter 1. Features for Platforms and Software	1
Chapter 2. Layers and Features	3
Chapter 3. Layers and Precision	7
Chapter 4. Hardware and Precision	.10
Chapter 5. Layers for Flow-Control Constructs	. 12
Chapter 6. Compute Capability Per Platform	. 15
Chapter 7. Software Versions Per Platform	. 16
Chapter 8. ONNX Operator Support	.17

Chapter 1. Features for Platforms and Software

This section lists the supported $\mathsf{NVIDIA}^{\circledast}$ Tensor $\mathsf{RT}^{^{\mathsf{M}}}$ features based on which platform and software.

Table 1.List of Supported Features per Platform

	Linux x86-64	Windows x64	Linux ppc64le	Linux AArch64
	8.4.x	8.4.x	8.0.x	8.4.x
Supported NVIDIA	<u>11.7</u> ¹	<u>11.7</u> ⁷	<u>11.3 update 1</u>	<u>11.6 update 2</u>
<u>CUDA[®] versions</u>	<u>11.6 update 2</u>	<u>11.6 update 2</u>		<u>11.4</u>
	<u>11.5 update 2</u> 2	<u>11.5 update 2</u> 8		
	<u>11.4 update 4</u>	<u>11.4 update 4</u> 9		
	<u>11.3 update 1</u> 3	<u>11.3 update 1</u> 10		
	<u>11.2 update 2</u> 4	<u>11.2 update 2</u> ¹¹		
	<u>11.1 update 1</u> 5	<u>11.1 update 1</u> 12		

¹ CUDA 11.7 added a feature called Lazy loading, however, this feature is not supported by TensorRT 8.4 because the CUDA 11.x _ binaries were built with CUDA Toolkit 11.6.

⁷ CUDA 11.7 added a feature called Lazy loading, however, this feature is not supported by TensorRT 8.4 because the CUDA 11.x binaries were built with CUDA Toolkit 11.6.

² These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

⁸ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

⁹ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

³ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

¹⁰ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

⁴ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

¹¹ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

⁵ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x.

	Linux x86-64	Windows x64	Linux ppc64le	Linux AArch64
	8.4.x	8.4.x	8.0.x	8.4.x
	<u>11.0 update 1</u> 6	<u>11.0 update 1</u> ¹³		
	<u>10.2</u>	<u>10.2</u>		
Supported cuBLAS	11.10.1.x	11.10.1.x	11.5.1.109	11.9.2.x
versions	11.9.2.x	11.9.2.x		11.6.5.x
	11.7.4.6	11.7.4.6		
	11.6.5.2	11.6.5.2		
	11.5.1.109	11.5.1.109		
	11.4.1.1043	11.4.1.1043		
	11.3.0.106	11.3.0.106		
	11.2.0.252	11.2.0.252		
	10.2.3.254	10.2.3.254		
Supported cuDNN versions	<u>cuDNN 8.4.1</u>	<u>cuDNN 8.4.1</u>	<u>cuDNN 8.2.1</u>	<u>cuDNN 8.3.3</u>
TensorRT Python API	Yes	Yes	Yes	Yes
NvUffParser	Yes	Yes	Yes	Yes
NvOnnxParser	Yes	Yes	Yes	Yes
Loops	Yes	Yes	Yes	Yes

Note:

- Serialized engines are not portable across platforms or TensorRT versions.
- Refer to the minimum compatible driver versions in the NVIDIA CUDA Release Notes for specific <u>NVIDIA Driver</u> versions.

⁶ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x versions and only requires driver 450.x. ¹³ These CUDA versions are supported using a single build, built with CUDA toolkit 11.6. It is compatible with all CUDA 11.x

versions and only requires driver 450.x.

Chapter 2. Layers and Features

The section lists the supported TensorRT layers and each of the features.

About this task

Note:

- Supports broadcast indicates support for broadcast in this layer. This layer allows its two input tensors to be of dimensions [1, 5, 4, 3] and [1, 5, 1, 1], and its output is [1, 5, 4, 3]. The second input tensor has been broadcast in the innermost two dimensions.
- Supports broadcast across batch indicates support for broadcast across the batch dimension. "NA" in this column means it is not allowed in networks with an implicit batch dimension.

Table 2.List of Supported Features per TensorRT Layer

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>IActivationLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>IAssertionLayer</u>	0-1 dimensions	No output	No	No	No
IConcatenationL	<u>a∳e7</u> dimensions	1-7 dimensions	No	No	No
<u>IConditionLayer</u>	Zero	No output	No	No	No
<u>IConstantLayer</u>	Has no inputs	0-7 dimensions	No	No	Always
IConvolutionLaye	effhree or more dimensions	Three or more dimensions	Yes	No	No

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
IConvolutionLaye > 3D Convolution	elFour or more dimensions	Four or more dimensions	No	No	No
IDeconvolutionL <u>> 2D</u> Deconvolution	a <u>yer</u> ee or more dimensions	Three or more dimensions	Yes	No	No
IDeconvolutionL > 3D Deconvolution	a ∲@u r or more dimensions	Four or more dimensions	No	No	No
<u>IDequantizeLaye</u>	<u>r</u> Two or more dimensions	Two or more dimensions	Yes	No	No
<u>IEinsumLayer</u>	0-7 dimensions	0-7 dimensions	No	No	Yes
<u>IElementWiseLa</u>	y <u>θr</u> 7 dimensions	0-7 dimensions	No	Yes	Yes
IFillLayer	One dimension	0-7 dimensions	No	Not Applicable	Not Applicable
IFullyConnected	<u>Lāխee</u> e or more dimensions	Three or more dimensions	Yes	No	No
<u>IGatherLayer</u>	 Input1: 1-7 dimensions Input2: 0-7 dimensions 	0-7 dimensions	No	No	Yes
<u>IldentityLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>IIfConditionalOut</u>	<u>pΩ+t7Letime</u> nsions	0-7 dimensions	No	No	No
<u>IIfConditionalInp</u>	<u>u@LZiydeim</u> ensions	0-7 dimensions	No	No	No
<u>IlteratorLayer</u>	1-7 dimensions	0-6 dimensions	No	No	Not Applicable
ILoopOutputLaye	er0-7 dimensions	0-7 dimensions	No	No	Not Applicable
<u>ILRNLayer</u>	Three or more dimensions	Three or more dimensions	Yes	No	No
<u>IMatrixMultiplyL</u>	a Jevr o or more dimensions	Two or more dimensions	No	Yes	Yes
<u>IPaddingLayer</u>	Three or more dimensions	Three or more dimensions	Yes	No	No

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>IParametricRelu</u>	<u>L'ay⁄ed</u> imensions	1-7 dimensions	No	No	No
<u>IPluginV2Layer</u>	User defined	User defined	User defined	User defined	User defined
<u>IPoolingLayer ></u> 2D Pooling	Three or more dimensions	Three or more dimensions	Yes	Yes	Yes
<u>IPoolingLayer ></u> <u>3D Pooling</u>	Four or more dimensions	Four or more dimensions	No	Yes	Yes
<u>IQuantizeLayer</u>	Two or more dimensions	Two or more dimensions	Yes	No	No
<u>IRaggedSoftMax</u>	Layer∏nput: Two dimensions ► Bounds: Two dimensions	Two or more dimensions	No	No	Yes
IRecurrenceLaye	en0-7 dimensions	0-7 dimensions	No	No	Not Applicable
<u>IReduceLayer</u>	1-7 dimensions	0-7 dimensions	No	No	No
<u>IResizeLayer</u>	1-7 dimensions	1-7 dimensions	No	No	No
IRNNv2Layer	 Data/ Hidden/ Cell: Two or more dimensions Seqlen: Zero or more dimensions 	Data/Hidden/ Cell: Two or more dimensions	No	No	No
<u>IScaleLayer</u>	Three or more dimensions	Three or more dimensions	Yes	No	No
<u>IScatterLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>ISelectLayer</u>	0-7 dimensions	0-7 dimensions	No	Yes	Not Applicable
<u>IShapeLayer</u>	One or more dimensions	One dimension	No	No	Not Applicable

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>IShuffleLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>ISliceLayer</u>	1-7 dimensions	1-7 dimensions	No	No	Yes
<u>ISoftMaxLayer</u>	1-7 dimensions	1-7 dimensions	No	No	Yes
<u>ITopKLayer</u>	1-7 dimensions	 Output1: 1-7 dimensions Output2: 1-7 dimensions 	Yes	No	Yes
<u>ITripLimitLayer</u>	Zero dimensions	Has no outputs	No	No	Not Applicable
<u>IUnaryLayer</u>	1-7 dimensions	1-7 dimensions	No	No	No

For more information about each of the TensorRT layers, see <u>TensorRT Layers</u>.

Chapter 3. Layers and Precision

The section lists the TensorRT layers and the precision modes that each layer supports. It also lists the ability of the layer to run on Deep Learning Accelerator (DLA).

For more information about additional constraints, see <u>DLA Supported Layers</u>.

For more information about each of the TensorRT layers, see <u>TensorRT Layers</u>. To view a list of the specific attributes that are supported by each layer, refer to the NVIDIA TensorRT API Reference documentation.

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
<u>IActivationL</u>	aylers	Yes	Yes	No	No	Yes ¹⁴	Yes ¹⁵
<u>IAssertionL</u>	ayNeto	No	No	No	Yes	No	No
IConcatenat	tið nelsayer	Yes	Yes	Yes	No	Yes ¹⁶	Yes ⁵
IConditionLa	ayNeto	No	No	No	Yes	No	No
IConstantLa	ay ĕe s	Yes	Yes	Yes	No	No	No
IConvolution <u>> 2D</u> Convolution		Yes	Yes	No	No	Yes	Yes
IConvolution <u>3D</u> <u>Convolution</u> 		Yes	Yes	No	No	No	No
IDeconvolut <u>> 2D</u> Deconvoluti		Yes	Yes	No	No	Yes	Yes ¹⁷

List of Supported Precision Modes per TensorRT Layer Table 3.

¹⁴ Partial support. Yes for ReLU, Clipped ReLU, Leaky ReLU, Sigmoid, and TanH activation types only.

¹⁵ Partial support. Yes for ReLU, Clipped ReLU, Leaky ReLU, Sigmoid, and TanH activation types only.

¹⁶ Partial support. Yes for concatenation across c dimension only.

¹⁷ Partial support. Yes for ungrouped deconvolutions and No for grouped.

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
<u>IDeconvolut</u>	omlsayer	Yes	No	No	No	No	No
<u>> 3D</u>							
Deconvoluti		N 1		N 1	N 1	N 1	
IDequantize	-	No	Yes	No	No	No	No
<u>IEinsumLay</u>		Yes	No	No	No	No	No
<u>IElementWi</u>	sellesyer	Yes	Yes	Yes	Yes	Yes ¹⁸	Yes ¹⁹
<u>IFillLayer</u>	Yes	No	No	Yes	No	No	No
<u>IFullyConne</u>	c¥æsLayer	Yes	Yes	No	No	Yes	Yes
<u>IGatherLaye</u>	<u>r</u> Yes	Yes	No	Yes	No	No	No
<u>IldentityLay</u>	enYes	Yes	Yes	Yes	No	No	No
<u>IlfCondition</u>	all&estputLaye	Yes	No	Yes	Yes	No	No
<u>IlfConditiona</u>	al Yæp utLayer	Yes	No	Yes	Yes	No	No
<u>IlteratorLay</u>	el <u>f</u> es	Yes	No	Yes	No	No	No
<u>ILoopOutpu</u>	tLYæyser	Yes	No	Yes	No	No	No
<u>ILRNLayer</u>	Yes	Yes	Yes	No	No	Yes	No
<u>IMatrixMulti</u>	pYyelsayer	Yes	Yes ²⁰	No	No	No	No
IPaddingLay	<u>/eY</u> es	Yes	Yes	No	No	No	No
<u>IParametric</u>	RédsLayer	Yes	Yes	No	No	Yes	Yes
IPluginV2La	y¥es	Yes	Yes	No	No	No	No
IPoolingLay <u>> 2D</u> Pooling	e∦es	Yes	Yes	No	No	Yes ²¹	Yes ⁹
IPoolingLay <u>> 3D</u> Pooling	eľes	Yes	No	No	No	No	No
<u>IQuantizeLa</u>	y¥es	No	No	No	No	No	No
IRaggedSoft	M es Layer	No	No	No	No	No	No
IRecurrence	<u>LYæyser</u>	Yes	No	Yes	Yes	No	No
IReduceLay	eiYes	Yes	Yes	Yes	No	No	No
IResizeLaye	<u>r</u> Yes	Yes	Yes	No	No	Yes	Yes

Partial support. Yes for sum, sub, prod, min , and max elementwise operations only.
 Partial support. Yes for sum, sub, prod, min , and max elementwise operations only.
 Partial support. Yes for the case the second input is build-time constant and the first input is not transposed - either produced by a Shuffle layer or opA == kTRANSPOSE.
 Partial support. Yes for max and average padding inclusive pooling type only.

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
IRNNv2Laye	<u>r</u> Yes	Yes	No	No	No	No	No
<u>IScaleLayer</u>	Yes	Yes	Yes	No	No	Yes ²²	Yes ¹⁰
<u>IScatterLaye</u>	erYes	Yes	Yes	Yes	No	No	No
<u>ISelectLayer</u>	Yes	Yes	No	Yes	Yes	No	No
<u>IShapeLayer</u>	Yes	Yes	Yes	Yes	Yes	No	No
<u>IShuffleLaye</u>	rYes	Yes	Yes	Yes	No	No	No
<u>ISliceLayer</u>	Yes	Yes	No ²⁴	Yes	No	Yes	No
<u>ISoftMaxLay</u>	<u>e¥</u> es	Yes	No	No	No	Yes	No
<u>ITopKLayer</u>	Yes	Yes	No	No	No	No	No
<u>ITripLimitLa</u>	y¥ees	Yes	No	Yes	Yes	No	No
<u>IUnaryLayer</u>	²¥es	Yes	Yes	Yes	Yes	No	No

Note: DLA with FP16/INT8 precision with some restrictions on layer parameters.

Partial support. DLA does not support power on the scale layer.
 Output is always INT32.
 Partial support. Yes for unstrided Slice and No for strided.
 Datatype support is limited to the type of unary operation used. Refer to the <u>Unary Layer</u> for more information.

Chapter 4. Hardware and Precision

The following table lists NVIDIA hardware and which precision modes that each hardware supports. TensorRT supports all NVIDIA hardware with capability SM 5.0 or higher. It also lists the availability of DLA on this hardware. Refer to the following tables for the specifics.

Note: Support for CUDA compute capability version 3.0 has been removed. Support for CUDA compute capability versions below 5.0 may be removed in a future release and is now deprecated.

<u>CUDA</u> <u>Compute</u> <u>Capability</u>	Example Device	TF32	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
8.7	NVIDIA DRIVE AGX Orin [™]	Yes	Yes	Yes	Yes	Yes	Yes	Yes
8.6	NVIDIA A10	Yes	Yes	Yes	Yes	Yes	Yes	No
8.0	NVIDIA A100/ GA100 GPU	Yes	Yes	Yes	Yes	Yes	Yes	No
7.5	NVIDIA T4	No	Yes	Yes	Yes	Yes	Yes	No
7.2	Jetson AGX Xavier	No	Yes	Yes	Yes	Yes	Yes	Yes
7.0	NVIDIA V100	No	Yes	Yes	Yes	Yes	No	No

Table 4.Supported Hardware

<u>CUDA</u> <u>Compute</u> <u>Capability</u>	-	TF32	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
6.1	NVIDIA P4	No	Yes	No	Yes	No	No	No
6.0	NVIDIA P100	No	Yes	Yes	No	No	No	No
5.2	NVIDIA M4	No	Yes	No	No	No	No	No
5.0	Quadro K2200	No	Yes	No	No	No	No	No

Deprecated Hardware

Table 5.List of Supported Precision Mode per Hardware

CUDA Compute Capability	Example Device	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
3.7	NVIDIA K80	Yes	No	No	No	No	No
3.5	NVIDIA K40	Yes	No	No	No	No	No

Removed Hardware

Table 6.	List of Supported Precision Mode per Hardware
Table 0.	List of Supported i recision mode per rial dware

CUDA Compute Capability	Example Device	FP32	FP16	INT8	FP16 Tensor Cores	INT8 Tensor Cores	DLA
3.0	NVIDIA K10	Yes	No	No	No	No	No

Chapter 5. Layers for Flow-Control Constructs

The following table lists the TensorRT layers that can be used as interior layers in TensorRT flow-control constructs.

Currently, TensorRT supports loop constructs (using ILoopLayer) and ternary conditional constructs (using IIfConditionalLayer). Interior layers are layers that include the body of a loop or one of the two branches of an if-conditional.

An ILoopLayer interior layer may contain other loops and if-conditionals. An IIfConditionalLayer branch may contain other if-conditionals and loops.

Flow-control constructs do not support INT8 calibration and interior-layers cannot employ implicit-quantization (INT8 is supported only in explicit-quantization mode).

Table 7.List of TensorRT Layers that are Supported as Interior Layers
of Flow-control Constructs

Layer	Supported
<u>IActivationLayer</u>	Yes, when the operation is one of: kRELU,
	kSIGMOID, KTANH, KELU
<u>IAssertionLayer</u>	Yes
IConcatenationLayer	Yes
<u>IConditionLayer</u>	Yes (for nested conditionals)
<u>IConstantLayer</u>	Yes
IConvolutionLayer > 2D Convolution	singleton channel and spatial dims, that are, the
	dimensions must be static or have a single value in each optimization profile
IConvolutionLayer > 3D Convolution	singleton channel and spatial dims
IDeconvolutionLayer > 2D Deconvolution	No
IDeconvolutionLayer > 3D Deconvolution	No
<u>IDequantizeLayer</u>	No

Layer	Supported	
lEinsumLayer	Yes	
IElementWiseLayer	Yes	
IFillLayer	kRANDOM_UNIFORM only	
IFullyConnectedLayer	Yes	
IGatherLayer	Yes	
IldentityLayer	Yes	
IIfConditionalOutputLayer	Yes (for nested conditionals)	
IIfConditionalInputLayer_	Yes (for nested conditionals)	
IlteratorLayer	Yes (for nested loops)	
ILoopOutputLayer	Yes (for nested loops)	
ILRNLayer	No	
IMatrixMultiplyLayer	Yes	
IPaddingLayer	Νο	
IParametricReluLayer	No	
IPluginV2Layer	Yes	
IPoolingLayer > 2D Pooling	No	
IPoolingLayer > 3D Pooling	No	
IQuantizeLayer	No	
IRaggedSoftMaxLayer	No	
IRecurrenceLayer	Yes	
IReduceLayer	Yes	
IResizeLayer	No	
IRNNv2Layer	No	
IScaleLayer	Yes	
IScatterLayer	Yes	
ISelectLayer	Yes	
IShapeLayer	Yes	
IShuffleLayer	Yes	
ISliceLayer	Yes	
ISoftMaxLayer	Yes	
ITopKLayer	No	
ITripLimitLayer	Yes	

Layer	Supported
IUnaryLayer Yes, when the operation is one of: kABS	
	kERF, kEXP, kFLOOR, kLOG, kNEG, kNOT, kRECIP,
	kROUND, KSIGN, KSQRT, KSIN, KCOS, KATAN

Chapter 6. Compute Capability Per Platform

The section lists the supported compute capability based on platform.

Compute Capability per Platform Table 8.

Platform	Compute capability
Linux x86-64	3.5, 3.7, 5.0, 5.2, 6.0, 6.1, 7.0, 7.5, 8.0 ²⁶ , 8.6 ²⁷
Windows 10 x64	3.5, 3.7, 5.0, 5.2, 6.0, 6.1, 7.0, 7.5, 8.0 ^{<u>13</u>} , 8.6 ^{<u>14</u>}
CentOS 8.3 ppc64le	7.0, 7.5, 8.0, 8.6
Ubuntu 20.04 SBSA	7.0, 7.5, 8.0, 8.6
NVIDIA JetPack AArch64	5.3, 6.2, 7.2, 8.7

 ²⁶ Requires CUDA toolkit 11.0 or newer and a TensorRT CUDA 11.x build.
 ²⁷ Requires CUDA toolkit 11.1 or newer and a TensorRT CUDA 11.x build.

Chapter 7. Software Versions Per Platform

The section lists the supported software versions based on platform.

Table 9.List of Supported Platforms per Software Version

Platform	Compiler version	Python version
Ubuntu 18.04 x86-64	<u>gcc 8.3.1</u>	<u>3.6</u>
Ubuntu 20.04 x86-64	<u>gcc 8.3.1</u>	<u>3.8</u>
CentOS 7.9 x86-64	<u>gcc 8.3.1</u>	<u>3.6</u>
CentOS 8.3 x86-64	<u>gcc 8.3.1</u>	<u>3.8</u>
SLES 15 x86-64	<u>gcc 8.3.1</u>	Not Applicable
Windows 10 x64	MSVC 2017u8	Not Applicable
CentOS 8.3 ppc64le	<u>Clang 10.0.1</u>	<u>3.8</u>
Ubuntu 20.04 SBSA	<u>gcc 8.4.0</u>	<u>3.8</u>
NVIDIA JetPack AArch64	<u>gcc 9.3.0</u>	<u>3.8</u>

Note: Python versions supported when using Debian or RPM packages. When using Python wheel files, versions 3.6, 3.7, 3.8, 3.9, and 3.10 are supported.

Chapter 8. ONNX Operator Support

The ONNX operator support list for TensorRT can be found <u>here</u>.

Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

Arm

Arm, AMBA and Arm Powered are registered trademarks of Arm Limited. Cortex, MPCore and Mali are trademarks of Arm Limited. "Arm" is used to represent Arm Holdings plc; its operating company Arm Limited; and the regional subsidiaries Arm Inc.; Arm KK; Arm Korea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany GmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS and Arm Sweden AB.

HDMI

HDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

Blackberry/QNX

Copyright © 2020 BlackBerry Limited. All rights reserved.

Trademarks, including but not limited to BLACKBERRY, EMBLEM Design, QNX, AVIAGE, MOMENTICS, NEUTRINO and QNX CAR are the trademarks or registered trademarks of BlackBerry Limited, used under license, and the exclusive rights to such trademarks are expressly reserved.

Google

Android, Android TV, Google Play and the Google Play logo are trademarks of Google, Inc.



Trademarks

NVIDIA, the NVIDIA logo, and BlueField, CUDA, DALI, DRIVE, JetPack, Jetson AGX Xavier, Jetson Nano, Kepler, Maxwell, NGC, Nsight, Orin, Pascal, Quadro, Tegra, TensorRT, Triton, Turing and Volta are trademarks and/or registered trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

 $^{\odot}$ 2018-2022 NVIDIA Corporation & affiliates. All rights reserved.



