

# **NVIDIA TensorRT**

Operator's Reference

# Table of Contents

Chapter 1. Layers and Features	1
Chapter 2. Layers and Precision	5
Chapter 3. Layers for Flow-Control Constructs	8
Chapter 4. Operators	10

# Chapter 1. Layers and Features

The section lists the supported TensorRT layers and each of the features.



## Note:

- Supports broadcast indicates support for broadcast in this layer. This layer allows its two input tensors to be of dimensions [1, 5, 4, 3] and [1, 5, 1, 1], and its output is [1, 5, 4, 3]. The second input tensor has been broadcast in the innermost two dimensions.
- Supports broadcast across batch indicates support for broadcast across the batch dimension. "NA" in this column means it is not allowed in networks with an implicit batch dimension.

Table 1. List of Supported Features per TensorRT Layer

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>IActivationLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>IAssertionLayer</u>	0-1 dimensions	No output	No	No	No
<u>IConcatenationL</u>	a <u>ve7</u> dimensions	1-7 dimensions	No	No	No
<u>IConstantLayer</u>	Has no inputs	0-7 dimensions	No	No	Always
IConvolutionLayer > 2D Convolution	effhree or more dimensions	Three or more dimensions	Yes	No	No
IConvolutionLayer  > 3D  Convolution	elFour or more dimensions	Four or more dimensions	No	No	No

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
IDeconvolutionL > 2D Deconvolution	ayeree or more dimensions	Three or more dimensions	Yes	No	No
IDeconvolutionL > 3D Deconvolution	a <del>√∞</del> ur or more dimensions	Four or more dimensions	No	No	No
<u>IDequantizeLaye</u>	rTwo or more dimensions	Two or more dimensions	Yes	No	No
<u>IEinsumLayer</u>	0-7 dimensions	0-7 dimensions	No	No	Yes
<u>IElementWiseLa</u>	<u>     IElementWiseLayθr</u> 7 dimensions		No	Yes	Yes
<u>IFillLayer</u>	One dimension	0-7 dimensions	No	Not Applicable	Not Applicable
IFullyConnected	Lāḥee or more dimensions	Three or more dimensions	Yes	No	No
<u>IGatherLayer</u>	<ul><li>Input1: 1-7 dimensions</li><li>Input2: 0-7 dimensions</li></ul>	0-7 dimensions	No	No	Yes
<u>IldentityLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
ILRNLayer	Three or more dimensions	Three or more dimensions	Yes	No	No
<u>IMatrixMultiplyL</u>	a <b>√ev</b> o or more dimensions	Two or more dimensions	No	Yes	Yes
<u>IPaddingLayer</u>	Three or more dimensions	Three or more dimensions	Yes	No	No
<u>IParametricRelu</u>	<u>L1=y7ed</u> imensions	1-7 dimensions	No	No	No
IPluginV2Layer	User defined	User defined	User defined	User defined	User defined
IPoolingLayer > 2D Pooling			Yes	Yes	Yes
IPoolingLayer > 3D Pooling	Four or more dimensions	Four or more dimensions	No	Yes	Yes

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
<u>IQuantizeLayer</u>	Two or more dimensions	Two or more dimensions	Yes	No	No
IRaggedSoftMax	Layerinput: Two dimensions  ► Bounds: Two dimensions	Two or more dimensions	No	No	Yes
<u>IReduceLayer</u>	1-7 dimensions	0-7 dimensions	No	No	No
<u>IResizeLayer</u>	1-7 dimensions	1-7 dimensions	No	No	No
<u>IRNNLayer</u>	<ul> <li>Data/ Hidden/ Cell: Two or more dimensions</li> <li>Seqlen: Zero or more dimensions</li> </ul>	Data/Hidden/ Cell: Two or more dimensions	No	No	No
<u>IScaleLayer</u>	Three or more dimensions	Three or more dimensions	Yes	No	No
<u>IScatterLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>ISelectLayer</u>	0-7 dimensions	0-7 dimensions	No	Yes	Not Applicable
<u>IShapeLayer</u>	One or more dimensions	One dimension	No	No	Not Applicable
<u>IShuffleLayer</u>	0-7 dimensions	0-7 dimensions	No	No	No
<u>ISliceLayer</u>	1-7 dimensions	1-7 dimensions	No	No	Yes
<u>ISoftMaxLayer</u>	1-7 dimensions	1-7 dimensions	No	No	Yes
lTopKLayer	1-7 dimensions	Output1: 1-7 dimensions	Yes	No	Yes

Layer	Dimensions of input tensor	Dimensions of output tensor	Does the operation apply to only the innermost 3 dimensions?	Supports broadcast	Supports broadcast across batch
		Output2: 1-7 dimensions			
<u>IUnaryLayer</u>	1-7 dimensions	1-7 dimensions	No	No	No

# Chapter 2. Layers and Precision

The section lists the TensorRT layers and the precision modes that each layer supports. It also lists the ability of the layer to run on Deep Learning Accelerator (DLA).

For more information about additional constraints, see <u>DLA Supported Layers</u>.

Table 2. List of Supported Precision Modes per TensorRT Layer

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
IActivationLa	ayers	Yes	Yes	No	No	Yes <sup>1</sup>	Yes <sup>2</sup>
IAssertionLa	ayNelo	No	No	No	Yes	No	No
<u>IConcatenat</u>	i <b>Y</b> melsayer	Yes	Yes	Yes	Yes	Yes <sup>3</sup>	Yes <sup>5</sup>
<u>IConstantLa</u>	<u>y<b>¥e</b></u> s	Yes	Yes	Yes	Yes	No	No
IConvolution > 2D		Yes	Yes	No	No	Yes	Yes
Convolution		,,	.,				
<ul><li>IConvolution</li><li>3D</li><li>Convolution</li></ul>		Yes	Yes	No	No	No	No
IDeconvolution > 2D Deconvolution	,	Yes	Yes	No	No	Yes	Yes <sup>4</sup>
IDeconvolution  > 3D  Deconvolution	,	Yes	No	No	No	No	No
<u>IDequantize</u>	<u>Lalyaer</u>	No	Yes	No	No	No	No
<u>IEinsumLay</u>	e <u>Y</u> es	Yes	No	No	No	No	No

Partial support. Yes for Relu, Clipped Relu, Leaky Relu, Sigmoid, and Tanh activation types only.

Partial support. Yes for ReLU, Clipped ReLU, Leaky ReLU, Sigmoid, and Tanh activation types only.

Partial support. Yes for concatenation across c dimension only.

<sup>&</sup>lt;sup>4</sup> Partial support. Yes for ungrouped deconvolutions and No for grouped.

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
<u>IElementWi</u>	e <u>Mesyer</u>	Yes	Yes	Yes	Yes	Yes <sup>5</sup>	Yes <sup>6</sup>
<u>IFillLayer</u>	Yes	No	No	Yes	No	No	No
<u>IFullyConne</u>	c <b>Ye</b> ssLayer	Yes	Yes	No	No	Yes	Yes
<u>IGatherLaye</u>	<u>r</u> Yes	Yes	No	Yes	Yes	No	No
<u>IldentityLaye</u>	erYes	Yes	Yes	Yes	No	No	No
<u>ILRNLayer</u>	Yes	Yes	Yes	No	No	Yes	No
<u>IMatrixMulti</u>	p <b>Yye</b> lsayer	Yes	Yes <sup>7</sup>	No	No	No	No
<u>IPaddingLay</u>	<u>reYr</u> es	Yes	Yes	No	No	No	No
<u>IParametric</u>	R <b>⁄e</b> sLayer	Yes	Yes	No	No	Yes	Yes
<u>IPluginV2La</u>	y¥es	Yes	Yes	No	No	No	No
IPoolingLay  > 2D  Pooling	eľes	Yes	Yes	No	No	Yes <sup>8</sup>	Yes <sup>9</sup>
IPoolingLay  > 3D  Pooling	eMes	Yes	No	No	No	No	No
<u>IQuantizeLa</u>	y¥es	No	No	No	No	No	No
<u>IRaggedSoft</u>	<b>M'e</b> sLayer	No	No	No	No	No	No
<u>IReduceLay</u>	erYes	Yes	Yes	Yes	No	No	No
<u>IResizeLaye</u>	<u>r</u> Yes	Yes	Yes	No	No	Yes	Yes
IRNNLayer	Yes	Yes	No	No	No	No	No
<u>IScaleLayer</u>	Yes	Yes	Yes	No	No	Yes <sup>9</sup>	Yes <sup>10</sup>
<u>IScatterLaye</u>	e <u>r</u> Yes	Yes	Yes	Yes	Yes	No	No
<u>ISelectLayer</u>	Yes	Yes	No	Yes	Yes	No	No
<u>IShapeLayer</u>	19es	Yes	Yes	Yes	Yes	No	No
IShuffleLaye	rYes	Yes	Yes	Yes	Yes	Yes <sup>11</sup>	Yes <sup>12</sup>
<u>ISliceLayer</u>	Yes	Yes	No <sup>13</sup>	Yes	Yes	Yes	No

Partial support. Yes for sum, sub, prod, min , and max elementwise operations only.

Partial support. Yes for sum, sub, prod, min , and max elementwise operations only.

Partial support. Yes for the case the second input is build-time constant and the first input is not transposed - either produced by a Shuffle layer or opA == kTRANSPOSE.

Partial support. Yes for max and average padding inclusive pooling type only.

Partial support. DLA does not support power on the scale layer.

Output is always INT32.

Partial support in TapsorRT 8 / 12 only

<sup>11</sup> Partial support in TensorRT 8.4.12 only.
12 Partial support in TensorRT 8.4.12 only.
13 Partial support in TensorRT 8.4.12 only.
14 Partial support. Yes for unstrided Slice and No for strided.

Layer	FP32	FP16	INT8	INT32	Bool	DLA FP16	DLA INT8
ISoftMaxLay	<u>eY</u> es	Yes	No	No	No	Yes	No
ITopKLayer	Yes	Yes	No	No	No	No	No
<u>IUnaryLayer</u>	¹∜es	Yes	Yes	Yes	Yes	No	No



**Note:** DLA with FP16/INT8 precision with some restrictions on layer parameters.

 $<sup>^{1\</sup>overline{4}}$  Datatype support is limited to the type of unary operation used.

# Chapter 3. Layers for Flow-Control Constructs

The following table lists the TensorRT layers that can be used as interior layers in TensorRT flow-control constructs.

Currently, TensorRT supports loop constructs (using ILoopLayer) and ternary conditional constructs (using IIfConditionalLayer). Interior layers are layers that include the body of a loop or one of the two branches of an if-conditional.

An ILoopLayer interior layer may contain other loops and if-conditionals. An IIfConditionalLayer branch may contain other if-conditionals and loops.

Flow-control constructs do not support INT8 calibration and interior-layers cannot employ implicit-quantization (INT8 is supported only in explicit-quantization mode).

Table 3. List of TensorRT Layers that are Supported as Interior Layers of Flow-control Constructs

Layer	Supported
<u>IActivationLayer</u>	Yes, when the operation is one of: krelu,
	kSIGMOID, kTANH, kELU
<u>IAssertionLayer</u>	Yes
<u>IConcatenationLayer</u>	Yes
<u>IConstantLayer</u>	Yes
IConvolutionLayer > 2D Convolution	singleton channel and spatial dims, that are, the dimensions must be static or have a single value in each optimization profile
IConvolutionLayer > 3D Convolution	singleton channel and spatial dims
<u>IDeconvolutionLayer &gt; 2D Deconvolution</u>	No
IDeconvolutionLayer > 3D Deconvolution	No
<u>IDequantizeLayer</u>	No
<u>IEinsumLayer</u>	Yes

Layer	Supported
<u>IElementWiseLayer</u>	Yes
<u>IFillLayer</u>	kRANDOM_UNIFORM only
<u>IFullyConnectedLayer</u>	Yes
<u>IGatherLayer</u>	Yes
<u>IldentityLayer</u>	Yes
<u>ILRNLayer</u>	No
<u>IMatrixMultiplyLayer</u>	Yes
<u>IPaddingLayer</u>	No
<u>IParametricReluLayer</u>	No
IPluginV2Layer	Yes
IPoolingLayer > 2D Pooling	No
IPoolingLayer > 3D Pooling	No
<u>IQuantizeLayer</u>	No
IRaggedSoftMaxLayer	No
IReduceLayer	Yes
IResizeLayer	No
IRNNLayer	No
<u>IScaleLayer</u>	Yes
<u>IScatterLayer</u>	Yes
<u>ISelectLayer</u>	Yes
<u>IShapeLayer</u>	Yes
<u>IShuffleLayer</u>	Yes
<u>ISliceLayer</u>	Yes
<u>ISoftMaxLayer</u>	Yes
ITopKLayer	No
<u>IUnaryLayer</u>	Yes, when the operation is one of: kabs, kceil, kerf, kexp, kfloor, klog, kneg, knot, krecip, kround, ksign, ksort, ksin, kcos, katan

# Chapter 4. Operators

To view the operators, refer to the <u>TensorRT Operators</u>.

TensorRT can optimize performance by fusing layers. For information about how to enable layer fusion optimizations, refer to <u>Types of Fusions</u>. For information about optimizing individual layer performance, refer to <u>Optimizing Layer Performance</u>.

#### Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

# VESA DisplayPort

DisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources and DisplayPort Compliance Logo for Active Cables are trademarks owned by the Video Electronics Standards Associations in the United States and other countries.

## HDMI

HDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

## Arm

Arm, AMBA and Arm Powered are registered trademarks of Arm Limited. Cortex, MPCore and Mali are trademarks of Arm Limited. "Arm" is used to represent Arm Holdings plc; its operating company Arm Limited; and the regional subsidiaries Arm Inc.; Arm KK; Arm Korea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany GmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS and Arm Sweden AB.

### OpenCL

OpenCL is a trademark of Apple Inc. used under license to the Khronos Group Inc.



## Trademarks

NVIDIA, the NVIDIA logo, and BlueField, CUDA, DALI, DRIVE, Hopper, JetPack, Jetson AGX Xavier, Jetson Nano, Kepler, Maxwell, NGC, Nsight, Orin, Pascal, Quadro, Tegra, TensorRT, Triton, Turing and Volta are trademarks and/or registered trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

## Copyright

 $^{\hbox{\scriptsize @}}$  2022-2022 NVIDIA Corporation & affiliates. All rights reserved.

