

NVIDIA® HPC Compilers

C++ PARALLEL ALGORITHMS

PR-10011-001-V23.11 | November 2023

TABLE OF CONTENTS

Chapter 1. Introduction	1
Chapter 2. NVC++ Compiler Parallel Algorithms Support	. 3
2.1. Enabling Parallel Algorithms with the -stdpar option	3
Chapter 3. Simple Example	4
Chapter 4. Coding guidelines for GPU-accelerating Parallel Algorithms	. 5
4.1. Parallel Algorithms and device function annotations	5
4.2. Parallel Algorithms and CUDA Unified Memory	5
4.3. Parallel Algorithms and function pointers	8
4.4. Random access iterators	. 9
4.5. Interoperability with the C++ Standard Library	9
4.6. No exceptions in GPU code	. 9
Chapter 5. NVC++ Experimental Features	10
5.1. Multi-dimensional spans	10
5.2. Senders and receivers	12
5.3. Linear algebra	13
Chapter 6. Larger example: LULESH	15
Chapter 7. Getting started with Parallel Algorithms for GPUs	17
7.1. Supported NVIDIA GPUs	17
7.2. Supported CUDA versions	18

LIST OF TABLES

Table 1	Experimental	features information	· · · · · · · · · · · · · · · · · · ·	10
---------	--------------	----------------------	---------------------------------------	----

Chapter 1. INTRODUCTION

The C++17 Standard introduced higher-level parallelism features that allow users to request parallelization of Standard Library algorithms.

This higher-level parallelism is expressed by adding an execution policy as the first parameter to any algorithm that supports execution policies. Most of the existing Standard C++ algorithms were enhanced to support execution policies. C++17 defined several new parallel algorithms, including the useful **std::reduce** and **std::transform_reduce**.

C++17 defines three execution policies:

- **std::execution::seq:** Sequential execution. No parallelism is allowed.
- std::execution::par: Parallel execution on one or more threads.
- std::execution::par_unseq: Parallel execution on one or more threads, with each thread possibly vectorized.

When you use an execution policy other than **std::execution::seq**, you are communicating two important things to the compiler:

- You prefer but do not require that the algorithm be run in parallel. A conforming C ++17 implementation may ignore the hint and run the algorithm sequentially, but a high-quality implementation takes the hint and executes in parallel when possible and prudent.
- The algorithm is safe to run in parallel. For the std::execution::par and std::execution::par_unseq policies, any user-provided code—such as iterators, lambdas, or function objects passed into the algorithm—must not introduce data races if run concurrently on separate threads. For the std::execution::par_unseq policy, any user-provided code must not introduce data races or deadlocks if multiple calls are interleaved on the same thread, which is what happens when a loop is vectorized. For more information about potential deadlocks, see the forward progress guarantees provided by the parallel policies or watch CppCon 2018: Bryce Adelstein Lelbach "The C++ Execution Model".

The C++ Standard grants compilers great freedom to choose if, when, and how to execute algorithms in parallel as long as the forward progress guarantees the user requests are honored. For example, **std::execution::par_unseq** may be implemented with vectorization and **std::execution::par** may be implemented with

a CPU thread pool. It is also possible to execute parallel algorithms on a GPU, which is a good choice for invocations with sufficient parallelism to take advantage of the processing power and memory bandwidth of NVIDIA GPU processors.

Chapter 2. NVC++ COMPILER PARALLEL ALGORITHMS SUPPORT

The NVIDIA HPC C++ compiler, NVC++, supports C++17, C++ Standard Parallelism (stdpar), OpenACC and OpenMP for NVIDIA GPUs and multicore CPUs.

NVC++ can compile Standard C++ algorithms with the parallel execution policies **std::execution::par** or **std::execution::par_unseq** for execution on NVIDIA GPUs and multicore CPUs. An NVC++ command-line option, -stdpar, is used to enable GPU-accelerated C++ Parallel Algorithms. Lambdas, including generic lambdas, are fully supported in parallel algorithm invocations. No language extensions or non-standard libraries are required to enable GPU acceleration. All data movement between host memory and GPU device memory is performed implicitly and automatically under the control of CUDA Unified Memory.

It's easy to automatically GPU accelerate C++ Parallel Algorithms with NVC++. However, there are some restrictions and limitations you need to be aware of as explained below.

2.1. Enabling Parallel Algorithms with the -stdpar option

GPU acceleration of C++ Parallel Algorithms is enabled with the -stdpar=gpu commandline option to NVC++. If -stdpar=gpu is specified (or -stdpar without an argument), almost all algorithms that use a parallel execution policy are compiled for offloading to run in parallel on an NVIDIA GPU:

nvc++ -stdpar=gpu program.cpp -o program

nvc++ -stdpar program.cpp -o program

Acceleration of C++ Parallel Algorithms with multicore CPUs is enabled with the -stdpar=multicore command-line option to NVC++. If -stdpar=multicore is specified, all algorithms that use a parallel execution policy are compiled to run in on a multicore CPU:

nvc++ -stdpar=multicore program.cpp -o program

Chapter 3. SIMPLE EXAMPLE

Here are a few simple examples to get a feel for how the C++ Parallel Algorithms work.

From the early days of C++, sorting items stored in an appropriate container has been relatively easy using a single call like the following:

Assuming the comparison class **CompareByLastName** is thread-safe, which is true for most comparison functions, parallelizing this sort is simple with C++ Parallel Algorithms. Include **<execution>** and add an execution policy to the function call:

```
std:sort(std::execution::par,
        employees.begin(), employees.end(),
        CompareByLastName());
```

Calculating the sum of all the elements in a container is also simple with the **std::accumulate** algorithm. Prior to C++17, transforming the data in some way while taking the sum was somewhat awkward. For example, to compute the average age of your employees, you might write the following code:

```
int ave_age =
  std::accumulate(employees.begin(), employees.end(), 0,
       [](int sum, const Employee& emp){
            return sum + emp.age();
        })
  / employees.size();
```

The **std::transform_reduce** algorithm introduced in C++17 makes it simple to parallelize this code. It also results in cleaner code by separating the reduction operation, in this case **std::plus**, from the transformation operation, in this case **emp.age()**:

Chapter 4. CODING GUIDELINES FOR GPU-ACCELERATING PARALLEL ALGORITHMS

GPUs are not simply CPUs with more threads. To effectively take advantage of the massive parallelism and memory bandwidth available on GPUs, it is typical for GPU programming models to put some limitations on code executed on the GPU. The NVC+ + implementation of C++ Parallel Algorithms is no exception in this regard. The sections which follow detail the limitations that apply in the current release.

4.1. Parallel Algorithms and device function annotations

Functions to be executed on the GPU within parallel algorithms do not need any _____device___ annotations or other special markings to be compiled for GPU execution. The NVC++ compiler walks the call graph for each source file and automatically infers which functions must be compiled for GPU execution.

However, this only works when the compiler can see the function definition in the same source file where the function is called. This is true for most inline functions and template functions but may fail when functions are defined in a different source file or linked in from an external library. You need to be aware of this when formulating parallel algorithms invocations that you expect to be offloaded and accelerated on NVIDIA GPUs.

4.2. Parallel Algorithms and CUDA Unified Memory

NVC++ relies on CUDA Unified Memory for all data movement between CPU and GPU memory. Through support in both the CUDA device driver and the NVIDIA GPU hardware, the CUDA Unified Memory manager automatically moves some types of data based on usage. Some restrictions on data accesses from the parallel algorithms are in place depending on the exact memory capability of the compilation target. This section details such restrictions, most of which are related to compilation with **-gpu=managed**.

A general discussion of the memory models which are now supported can be found in the NVIDIA HPC Compiler User's Guide, available online at docs.nvidia.com/hpc-sdk.

Managed Memory Mode

When -gpu=unified is neither the default memory mode nor passed explicitly on the command line, only data dynamically allocated on the heap in CPU code can be managed automatically. CPU and GPU stack memory and memory used for global objects cannot be automatically managed. Likewise, data that is dynamically allocated in program units not compiled by nvc++ with the -stdpar option is not automatically managed by CUDA Unified Memory even though it is on the CPU heap.

As a result, any pointer that is dereferenced and any C++ object that is referenced within a parallel algorithm invocation must refer to data on the CPU heap that is allocated in a program unit compiled by **nvc++**. Dereferencing a pointer to a CPU stack or a global object will result in a memory violation in GPU code.

Unified Memory Mode

When -gpu=unified is the default memory mode or is passed explicitly on the command line, there are no restrictions on variables accessed in the parallel algorithms. Therefore, all CPU data (either residing on stack, heap, or globally) are simply accessible in the parallel algorithm functions. Note that memory dynamically allocated in GPU code is only visible from GPU code and can never be accessed by the CPU regardless of the CUDA Unified Memory capability.

Examples

For example, **std::vector** uses dynamically allocated memory, which is accessible from the GPU when using Stdpar. Iterating over the contents of a **std::vector** in a parallel algorithm works as expected when compiling with either **-gpu=managed** or **-gpu=unified**:

```
std::vector<int> v = ...;
std::sort(std::execution::par,
            v.begin(), v.end()); // Okay, accesses heap memory.
```

On the other hand, **std::array** performs no dynamic allocations. Its contents are stored within the **std::array** object itself, which is often on a CPU stack. Iterating over the contents of a **std::array** will not work on systems where only managed memory is unified unless the **std::array** itself is allocated on the heap and the code is compiled with **-gpu=managed**:

// memory is unified.

The above example works as expected when run on a target supporting both system and managed unified memory capability.

When executing on targets where only managed memory is unified, pay particular attention to lambda captures, especially capturing data objects by reference, which may contain non-obvious pointer dereferences:

In the earlier example, the function parameter **a** is captured by reference. The code within the body of the lambda, which is running on the GPU, tries to access **a**, which is in the CPU stack memory. This attempt results in a memory violation and undefined behavior. In this case, the problem can easily be fixed by changing the lambda to capture by value:

```
void saxpy(float* x, float* y, int N, float a) {
   std::transform(std::execution::par_unseq, x, x + N, y, y,
        [=](float xi, float yi){ return a * xi + yi; });
}
```

With this one-character change, the lambda makes a copy of **a**, which is then copied to the GPU, and there are no attempts to reference CPU stack memory from GPU code. Such code will run correctly without requiring modifications on targets where system memory is unified.

Whether **-gpu=unified** is enabled by default or passed explicitly on the command line, parallel algorithms can access global variables and accesses to global variables from CPU and GPU are kept in sync. Extra care should be taken when accessing global variables within parallel algorithms, as simultaneous updates in different iterations running on the GPU can lead to data races. The following example illustrates the safe update of a global variable in the parallel algorithm since the update only occurs in one iteration.

When planning to execute a binary on a system with both system and managed unified memory capability, only those source files using features from the standard parallel algorithms library must be compiled with nvc++ and either **-gpu=unified** or **-gpu=managed**.

4.3. Parallel Algorithms and function pointers

Functions compiled to run on either the CPU or the GPU must be compiled into two different versions, one with the CPU machine instructions and one with the GPU machine instructions.

In the current implementation, a function pointer either points to the CPU or the GPU version of the functions. This causes problems if you attempt to pass function pointers between CPU and GPU code. You might inadvertently pass a pointer to the CPU version of the function to GPU code. In the future, it may be possible to automatically and seamlessly support the use of function pointers across CPU and GPU code boundaries, but it is not supported in the current implementation.

Function pointers can't be passed to Parallel Algorithms to be run on the GPU, and functions may not be called through a function pointer within GPU code. For example, the following code example won't work correctly:

It passes a pointer to the CPU version of the function square to a parallel **for_each** algorithm invocation. When the algorithm is parallelized and offloaded to the GPU, the program fails to resolve the function pointer to the GPU version of **square**.

You can often solve this issue by using a function object, which is an object with a function call operator. The function object's call operator is resolved at compile time to the GPU version of the function, instead of being resolved at run time to the incorrect CPU version of the function as in the previous example. For example, the following code example works:

Another possible workaround is to change the function to a lambda, because a lambda is implemented as a nameless function object:

If the function in question is too big to be converted to a function object or a lambda, then it should be possible to wrap the call to the function in a lambda:

```
void compute(int& x) {
   // Assume lots and lots of code here.
}
void compute all(std::vector<int>& v) {
```

No function pointers are used in this example.

The restriction on calling a function through a function pointer unfortunately means passing polymorphic objects from CPU code to GPU-accelerated Parallel Algorithms is not currently supported, as virtual tables are implemented using function pointers.

4.4. Random access iterators

The C++ Standard requires that the iterators passed to most C++ Parallel Algorithms be forward iterators. However, C++ Parallel Algorithms on GPUs only works with random access iterators. Passing a forward iterator or a bidirectional iterator to a GPU/CPUaccelerated Parallel Algorithm results in a compilation error. Passing raw pointers or Standard Library random access iterators to the algorithms has the best performance, but most other random-access iterators work correctly.

4.5. Interoperability with the C++ Standard Library

Large parts of the C++ Standard Library can be used with stdpar on GPUs.

- std::atomic<T> objects within GPU code work provided that T is a four-byte or eight-byte integer type.
- Math functions that operate on floating-point types—such as sin, cos, log, and most of the other functions declared in <cmath> can be used in GPU code and resolve to the same implementations that are used in CUDA C++ programs.
- std::complex, std::tuple, std::pair, std::optional, std::variant, and <type_traits>, are supported and work as expected in GPU code.

The parts of the C++ Standard Library that aren't supported in GPU code include I/O functions and in general any function that accesses the CPU operating system. As a special case, basic **printf** calls can be used within GPU code and leverage the same implementation that is used in NVIDIA CUDA C++.

4.6. No exceptions in GPU code

As with most other GPU programming models, throwing and catching C++ exceptions is not supported within Parallel Algorithm invocations that are offloaded to the GPU.

Unlike some other GPU programming models where try/catch blocks and throw expressions are compilation errors, exception code does compile but with non-standard behavior. Catch clauses are ignored, and throw expressions abort the GPU kernel if actually executed. Exceptions in CPU code work without restrictions.

Chapter 5. NVC++ EXPERIMENTAL FEATURES

nvc++ experimental features are enabled with the --experimental-stdpar compiler flag. Experimental feature headers are exposed via the **<experimental/...>** namespaces and limited support for these features is available in older C++ versions. Table 1 lists all experimental features available and the minimum language version required to use them.

Feature	Recommen	Limited support	Standard proposal	Other notes
Multi-dimensional spans (mdspan)	C++23	C++17	P0009	https://github.com/NVIDIA/ libcudacxx
Slices of multi-dimensional spans (submdspan)	C++23	C++17	P2630	https://github.com/NVIDIA/ libcudacxx
Multi-dimensional arrays (mdarray)	C++23	C++17	P1684	https://github.com/kokkos/ mdspan
Senders and receivers	C++23	C++20	P2300	https://github.com/NVIDIA/ stdexec
Linear algebra	C++23	C++17	P1673	https://github.com/kokkos/ stdblas

Table 1 Experimental features information

5.1. Multi-dimensional spans

Multi-dimensional spans (**std::mdspan**) enable customizable multi-dimensional access to data. This feature was added to C++23 (see P0009 and follow-on papers). A Gentle Introduction to mdspan gives a tutorial. The reference mdspan implementation https://github.com/kokkos/mdspan also has many useful examples.

nvc++ provides an implementation available in the <experimental/mdspan> namespace that works with C++17 or newer. It enables applications that are not targeting the C++23 version of the standard to use mdspan.

nvc++ also provides the P0009R17 version of submdspan, which only works for the mdspan layouts in C++23; that is, it does not implement C++26 submdspan (P2630) yet.

C++23's mdspan uses **operator**[] for array access. For example, if **A** is a rank-2 mdspan, and **i** and **j** are integers, then **A**[**i**, **j**] accesses the element of **A** at row **i** and column **j**. Before C++23, **operator**[] was only allowed to take one argument. C ++23 changed the language to permit any number of arguments (zero or more). nvc ++ does not support this new language feature. As a result, the implementation of mdspan provided by nvc++ permits use of **operator()** as a fall-back (e.g., **A**(**i**, **j**) instead of **A**[**i**, **j**]). Users may enable this fall-back manually, by defining the macro **MDSPAN_USE_PAREN_OPERATOR** to **1** before including any mdspan headers.

The following example (godbolt):

```
#include <experimental/mdspan>
#include <iostream>
namespace stdex = std::experimental;
int main() {
    std::array d{
      0, 5, 1,
      3, 8, 4,
      2, 7, 6,
    };
    stdex::mdspan m{d.data(), stdex::extents{3, 3}};
    static_assert(m.rank()==2, "Rank is two");
    for (std::size_t i = 0; i < m.extent(0); ++i)
      for (std::size_t j = 0; j < m.extent(1); ++j)
        std::cout << "m(" << i << ", " << j << ") == " << m(i, j) << "\n";
    return 0;</pre>
```

is compiled as follows

nvc++ -std=c++17 -o example example.cpp

and outputs

}

5.2. Senders and receivers

P2300 - std::execution proposes a model of asynchronous programming for adoption into the C++26 Standard. For an introduction to this feature, see Design - user side section of the proposal. The NVIDIA implementation of Senders and receivers is open source and its repository contains many useful examples. nvc++ provides access to the NVIDIA implementation which works in C++20 or newer. Since the proposal is still evolving, our implementation is not stable. It is experimental in nature and will change to follow the proposal closely without any warning. The NVIDIA implementation is structured as follows:

Includes	Namespace	Description
<stdexec></stdexec>	::stdexec	Approved for C++ standard
<sexec></sexec>	::exec	Generic additions and extensions
<nvexec></nvexec>	::nvexec	NVIDIA-specific extensions and customizations

The following example (godbolt) builds a task graph in which two different vectors, v0 and v1, are concurrently modified in bulk, using a CPU thread pool and a GPU stream context, respectively. This graph then transfers execution to the CPU thread pool, and adds both vectors into v2 on the CPU, returning the sum of all elements:

```
int main()
  // Declare a pool of 8 worker CPU threads:
  exec::static_thread_pool pool(8);
  // Declare a GPU stream context:
  nvexec::stream context stream ctx{};
  // Get a handle to the thread pool:
  auto cpu_sched = pool.get_scheduler();
  auto gpu sched = stream ctx.get scheduler();
  // Declare three dynamic array with N elements
  std::size t N = 5;
  std::vector<int> v0 {1, 1, 1, 1, 1};
 std::vector<int> v1 {2, 2, 2, 2, 2};
std::vector<int> v2 {0, 0, 0, 0, 0};
  // Describe some work:
  auto work = stdexec::when all(
    // Double v0 on the CPU
    stdexec::just()
      | exec::on(cpu sched,
                stdexec::bulk(N, [v0 = v0.data()](std::size t i) {
                   v0[i] *= 2;
     })),
    // Triple v1 on the GPU
    stdexec::just()
      | exec::on(gpu sched,
                 stdexec::bulk(N, [v1 = v1.data()](std::size t i) {
                   v1[i] *= 3;
```

```
}))
)
stdexec::transfer(cpu sched)
// Add the two vectors into the output vector v2 = v0 + v1:
| stdexec::bulk(N, [&](std::size_t i) { v2[i] = v0[i] + v1[i]; })
stdexec::then([&] {
  int r = 0;
  for (std::size t i = 0; i < N; ++i) r += v2[i];</pre>
    return r;
});
auto [sum] = stdexec::sync wait(work).value();
// Print the results:
std::printf("sum = %d\n", sum);
for (int i = 0; i < N; ++i) {</pre>
  std::printf("v0[%d] = %d, v1[%d] = %d, v2[%d] = %d\n",
               i, v0[i], i, v1[i], i, v2[i]);
}
return 0;
```

is compiled as follows:

```
nvc++ --stdpar=gpu --experimental-stdpar -std=c++20 -o example example.cpp
```

and outputs:

```
sum = 40
v0[0] = 2, v1[0] = 6, v2[0] = 8
v0[1] = 2, v1[1] = 6, v2[1] = 8
v0[2] = 2, v1[2] = 6, v2[2] = 8
v0[3] = 2, v1[3] = 6, v2[3] = 8
v0[4] = 2, v1[4] = 6, v2[4] = 8
```

5.3. Linear algebra

P1673 - A free function linear algebra interface based on the BLAS proposes standardizing an idiomatic C++ interface based on std::mdspan for a subset of the Basic Linear Algebra Subroutines (BLAS) standard. For an introduction to this feature, see P1673 (C++ linear algebra library) background & motivation. There are many useful examples available in \$HPCSDK_HOME/examples/stdpar/stdblas and in the repository of the reference implementation. A detailed documentation is available at \$HPCSDK_HOME/compilers/include/experimental/__p1673_bits/README.md. nvc ++ provides access to the NVIDIA implementation which works in C++17 or newer. Since the proposal is still evolving, our implementation is not stable. It is experimental in nature and will change to follow the proposal closely without any warning. To use the linear algebra library facilities, a suitable linear algebra library must be linked: cuBLAS for GPU execution via the -cudalib=cublas flag, and a CPU BLAS library for CPU execution. The HPC SDK bundles OpenBLAS which may be linked using the -lblas linker flag.

Execution	BLAS library	Architectures	Compiler flags
Multicore	OpenBLAS	x86_64, aarch64, ppc64l	-stdpar=multicore -lblas
GPU	cuBLAS	All	-stdpar=gpu - cudalib=cublas

The following example (godbolt):

```
#include <experimental/mdspan>
#include <experimental/linalg>
#include <vector>
#include <array>
namespace stdex = std::experimental;
int main()
constexpr size_t N = 4;
constexpr size t M = 2;
std::vector<double> A vec(N*M);
 std::vector<double> x vec(M);
std::array<double, N> y vec(N);
stdex::mdspan A(A_vec.data(), N, M);
 stdex::mdspan x(x_vec.data(), M);
 stdex::mdspan y(y_vec.data(), N);
 for(int i = 0; i < A.extent(0); ++i)</pre>
   for(int j = 0; j < A.extent(1); ++j)</pre>
    A(i,j) = 100.0 * i + j;
 for(int j = 0; j < x.extent(0); ++j) x(j) = 1.0 * j;</pre>
 for(int i = 0; i < y.extent(0); ++i) y(i) = -1.0 * i;</pre>
 stdex::linalg::matrix vector product(A, x, y); // y = A * x
 // y = 0.5 * y + 2 * A * x
 stdex::linalg::matrix_vector_product(std::execution::par,
 stdex::linalg::scaled(2.0, A), x,
 stdex::linalg::scaled(0.5, y), y);
 // Print the results:
 for (int i = 0; i < N; ++i) std::printf("y[%d] = %f\n", i, y(i));</pre>
return 0;
```

is compiled as follows for GPU execution:

nvc++ -std=c++17 -stdpar=gpu -cudalib=cublas -o example example.cpp
And as follows for CPU execution:

nvc++ -std=c++17 -stdpar=multicore -o example example.cpp -lblas

and produces the same outputs in both cases:

 $\begin{array}{l} y[0] = 2.500000 \\ y[1] = 252.500000 \\ y[2] = 502.500000 \\ y[3] = 752.500000 \end{array}$

Chapter 6. LARGER EXAMPLE: LULESH

The LULESH hydrodynamics mini-app was developed at Lawrence Livermore National Laboratory to stress test compilers and model performance of hydrodynamics applications. It is about 9,000 lines of C++ code, of which 2,800 lines are the core computation that should be parallelized.

We ported LULESH to C++ Parallel Algorithms and made the port available on LULESH's GitHub repository. To compile it, install the NVIDIA HPC SDK, check out the 2.0.2-dev branch of the LULESH repository, go to the correct directory, and **run make**.

```
git clone --branch 2.0.2-dev https://github.com/LLNL/LULESH.git cd LULESH/stdpar/build make run
```

While LULESH is too large to show the entire source code here, there are some key code sequences that demonstrate the use of stdpar.

The LULESH code has many loops with large bodies and no loop-carried dependencies, making them good candidates for parallelization. Most of these were easily converted into calls to std::for_each_n with the std::execution::par policy, where the body of the lambda passed to std::for_each_n is identical to the original loop body.

The function **CalcMonotonicQRegionForElems** is an example of this. The loop header written for OpenMP looks as follows:

This loop header in the C++ Parallel Algorithms version becomes the following:

```
std::for_each_n(
   std::execution::par, counting_iterator(0), domain.regElemSize(r),
   [=, &domain](Index t i) {
```

The loop body, which in this case is almost 200 lines long, becomes the body of the lambda but is otherwise unchanged from the OpenMP version.

In a number of places, an explicit **for** loop was changed to use C++ Parallel Algorithms that better express the intent of the code, such as the function **CalcPressureForElems**:

```
#pragma omp parallel for firstprivate(length)
for (Index_t i = 0; i < length ; ++i) {</pre>
```

```
Real_t c1s = Real_t(2.0)/Real_t(3.0) ;
bvc[i] = c1s * (compression[i] + Real_t(1.));
pbvc[i] = c1s;
}
```

This function was rewritten as as follows:

```
constexpr Real_t cls = Real_t(2.0) / Real_t(3.0);
std::transform(std::execution::par,
    compression, compression + length, bvc,
    [=](Real_t compression_i) {
      return cls * (compression_i + Real_t(1.0));
    });
std::fill(std::execution::par, pbvc, pbvc + length, cls);
```

Chapter 7. GETTING STARTED WITH PARALLEL ALGORITHMS FOR GPUS

To get started, download and install the NVIDIA HPC SDK on your x86-64, OpenPOWER, or Arm CPU-based system running a supported version of Linux.

The NVIDIA HPC SDK is freely downloadable and includes a perpetual use license for all NVIDIA Registered Developers, including access to future release updates as they are issued. After you have the NVIDIA HPC SDK installed on your system, the nvc++ compiler is available under the /opt/nvidia/hpc_sdk directory structure.

- To use the compilers including nvc++ on a Linux/x86-64 system, add the directory / opt/nvidia/hpc_sdk/Linux_x86_64/23.11/compilers/bin to your path.
- On an OpenPOWER or Arm CPU-based system, replace Linux_x86_64 with Linux_ppc641e or Linux_aarch64, respectively.

7.1. Supported NVIDIA GPUs

The NVC++ compiler can automatically offload C++ Parallel Algorithms to NVIDIA GPUs based on the Volta architecture or newer. These architectures include features -- such as independent thread scheduling and hardware optimizations for CUDA Unified Memory -- that were specifically designed to support high-performance, general-purpose parallel programming models like the C++ Parallel Algorithms.

The NVC++ compiler provides limited support for C++ Parallel Algorithms on the Pascal architecture, which does not have the independent thread scheduling necessary to properly support the std::execution::par policy. When compiling for the Pascal architecture (-gpu=cc60), NVC++ compiles algorithms with the std::execution::par policy for serial execution on the CPU. Only algorithms with the std::execution::par_unseq policy will be scheduled to run on Pascal GPUs.

By default, NVC++ auto-detects and generates GPU code for the type of GPU that is installed on the system on which the compiler is running. To generate code for a specific GPU architecture, which may be necessary when the application is compiled and run on different systems, add the -gpu=ccXX command-line option.

7.2. Supported CUDA versions

The NVC++ compiler is built on CUDA libraries and technologies and uses CUDA to accelerate C++ Parallel Algorithms on NVIDIA GPUs. A GPU-accelerated system on which NVC++-compiled applications are to be run must have a CUDA 11.2 or newer device driver installed.

The NVIDIA HPC SDK compilers ship with an integrated CUDA toolchain, header files, and libraries to use during compilation, so it is not necessary to have a CUDA Toolkit installed on the system.

When -stdpar is specified, NVC++ compiles using the CUDA toolchain version that best matches the CUDA driver installed on the system on which compilation is performed. To compile using a different version of the CUDA toolchain, use the -gpu=cudaX.Y option. For example, use the -gpu=cuda11.8 option to specify that your program should be compiled for a CUDA 11.8 system using the CUDA 11.8 toolchain.

Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication of otherwise under any patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all other information previously supplied. NVIDIA Corporation products are not authorized as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA, the NVIDIA logo, CUDA, CUDA-X, GPUDirect, HPC SDK, NGC, NVIDIA Volta, NVIDIA DGX, NVIDIA Nsight, NVLink, NVSwitch, and Tesla are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2023 NVIDIA Corporation. All rights reserved.



NVIDIA HPC Compilers