



# **MMA1T00-HS HDR QSFP56 MMF Transceiver Product Specifications**

# Table of Contents

<b>Introduction.....</b>	<b>4</b>
Key Features.....	4
Applications.....	4
<b>Pin Description .....</b>	<b>5</b>
QSFP56 Pin Function Definition.....	5
QSFP56 Module Pad Layout.....	6
Control Signals .....	6
Handling and Cleaning Precautions .....	7
<b>Specifications.....</b>	<b>8</b>
Absolute Maximum Specifications.....	8
Environmental Specifications .....	8
Operational Specifications .....	8
Electrical Specifications .....	8
Optical Specifications .....	9
Rate Select.....	10
Rate Select Encodings.....	10
Mechanical Specifications .....	11
Mechanical Dimensions.....	11
Label Description .....	11
Backshell Label.....	12
Backshell Label Legend .....	12
Regulatory Compliance and Classification Transceiver.....	12
FCC Class A Notice .....	13
<b>Ordering Information .....</b>	<b>14</b>
<b>References .....</b>	<b>15</b>
<b>Appendix: Optical Connector and Fiber Cable .....</b>	<b>16</b>
Optical Connector .....	16
QSFP28 Optical Receptacle and Lane Assignment (transceiver, front view) .....	16
Fiber Patch Cable .....	16
MPO to MPO Patch Cable Fiber Connections.....	16
Typical look of the Fiber Cable .....	17
<b>Document Revision History .....</b>	<b>18</b>



---

## Introduction


The NVIDIA® MMA1T00 transceiver is a 4-channel, pluggable, QSFP56 optical transceiver, designed for use in 200Gb/s HDR InfiniBand applications. This module incorporates NVIDIA integrated circuit technology, in order to provide high performance. The transceiver operates over 4-lane parallel multi-mode fiber (MMF), using a nominal wavelength of 850nm, and is QSFP56 MSA compliant.

The transceiver has a standard SFF-8665 compliant QSFP56 connector on the electrical side towards the host system. The optical interface is composed of four optical channels/ fibers in each direction, intended for a parallel multi-mode optical cable via a standard MPO-12 UPC connector. Each channel/fiber operates at signaling rates up to 26.5625 GBd. Rigorous production testing ensures the best out-of-the-box installation experience, performance and durability.

The MMA1T00 transceiver has Digital Diagnostic Monitoring (DDM) functions for supply voltage, temperature, laser bias current, optical transmit and receive levels with associated warning and alarm thresholds.

The MMA1T00 transceiver will work with a fiber plant as specified in the QSFP MSA standard.



 Images are for illustration purposes only. Product labels and colors may vary.

## Key Features

- Up to 200Gb/s
- Up to 100m on OM4 and 70m on OM3 multimode fiber at 200Gb/s
- 4 x 50Gb/s PAM4 modulation
- Programmable Rx output amplitude and emphasis
- Adaptive Tx input equalizer
- SFF-8665 compliant QSFP56 port
- SFF-8636 DDM compliant
- Single 3.3V power supply
- 4.35W typ power consumption
- QSFP56 power class 7
- Class 1 laser safety
- Hot pluggable
- RoHS compliant
- MPO-12 UPC male receptacle connector
- SFF-8636 compliant I<sup>2</sup>C management interface

## Applications

- InfiniBand HDR and EDR links

---

## Pin Description


The MMA1T00 transceiver is compliant with the MSA Specification for Quad Small Form Factor Pluggable (QSFP) Transceiver specification, see [1] and [2].

The transceiver's pin assignment is SFF-8679 compliant [3].

### QSFP56 Pin Function Definition

Pin	Symbol	Description	Pin	Symbol	Description
1	GND	Ground	20	GND	Ground
2	Tx2n	Transmitter Inverted Data Input	21	Rx2n	Receiver Inverted Data Output
3	Tx2p	Transmitter Non-Inverted Data Input	22	Rx2p	Receiver Non-Inverted Data Output
4	GND	Ground	23	GND	Grounds
5	Tx4n	Transmitter Inverted Data Input	24	Rx4n	Receiver Inverted Data Output
6	Tx4p	Transmitter Non-Inverted Data Input	25	Rx4p	Receiver Non-Inverted Data Output
7	GND	Ground	26	GND	Ground
8	ModSelL	Module Select	27	ModPrsL	Module Present
9	ResetL	Module Reset	28	IntL	Interrupt
10	Vcc Rx	+3.3V Power Supply Receiver	29	Vcc Tx	+3.3V Power Supply Transmitter
11	SCL	2-wire Serial Interface Clock	30	Vcc1	+3.3V Power Supply
12	SDA	2-wire Serial Interface Data	31	LPMODE	Low Power Mode
13	GND	GND	32	GND	Ground
14	Rx3p	Receiver Non-Inverted Data Output	33	Tx3p	Transmitter Non-Inverted Data Input
15	Rx3n	Receiver Inverted Data Output	34	Tx3n	Transmitter Inverted Data Input
16	GND	Ground	35	GND	Ground
17	Rx1p	Receiver Non-Inverted Data Output	36	Tx1p	Transmitter Non-Inverted Data Input
18	Rx1n	Receiver Inverted Data Output	37	Tx1n	Transmitter Inverted Data Input
19	GND	Ground	38	GND	Ground

## QSFP56 Module Pad Layout



## Control Signals

The MMA1T00 transceiver is SFF-8636 compliant. This means that the control signals shown in the pad layout support the following functions:

ModPrsL	Module Present pin, grounded inside the module. Terminated with pull-up in the host system. Asserted low when the transceiver is inserted, whereby the host detects the presence of the transceiver.
ModSelL	Module Select input pin, terminated high in the module. Only when held low by the host, the module responds to 2-wire serial communication commands. The ModSelL enables multiple modules to share a single 2-wire interface bus.
ResetL	Reset input pin, pulled high in the module. A low level on the ResetL pin for longer than the minimum pulse length ( $t_{Reset\_init}$ ) initiates a complete module reset, returning all user module settings to their default state. During reset the host shall disregard all status bits until the module indicates completion of the reset interrupt by asserting IntL signal low with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module completes the reset interrupt without requiring a reset.
LPMODE	Low Power Mode input, pulled up inside the module. The transceiver starts up in low power mode, i.e. <1.5 W with the two-wire interface active. The host system can read the power class declaration from the transceiver and determine if it has enough power to enable the high-speed operation/high power mode of the transceiver. This can be done by asserting LPMODE low or by use of the Power_override and Power_set control bits (Address A0h, byte 93 bits 0,1).
IntL	Interrupt Low is an open-collector output, terminated high in the host system. A “Low” indicates a possible module operational fault or a status critical to the host system, e.g. temperature alarm. The host identifies the source of the interrupt using the 2-wire serial interface. The INTL pin is de-asserted “High” after completion of reset, when byte 2 bit 0 (Data Not Ready) is read with a value of ‘0’.

The low-speed signals are Low Voltage TTL (LVTTTL) compliant, except for SCL and SDA signals.

## Handling and Cleaning Precautions

The transceiver can be damaged by exposure to current surges and over voltage events. Take care to restrict exposure to the conditions defined in Absolute Maximum Ratings. Observe normal handling precautions for electrostatic discharge-sensitive devices. The transceiver is shipped with dust caps on both the electrical and the optical port. The cap on the optical port should always be in place when there is no fiber cable connected. The optical connector has a recessed connector surface which is exposed whenever it has no cable nor cap.

Prior to insertion of the fiber cable, clean the cable connector to prevent contamination from it. The dust cap ensures that the optics remain clean and no additional cleaning should be needed. In the event of contamination, standard cleaning tools and methods should be used. Liquids must not be applied.

---

# Specifications

## Absolute Maximum Specifications

Absolute maximum ratings are those beyond which damage to the device may occur.

Prolonged operation between the operational specifications and absolute maximum ratings is not intended and may cause permanent device degradation.

Parameter	Min	Max	Units
Supply voltage	-0.3	3.6	V
Data input voltage	-0.3	3.465	V
Control input voltage	-0.3	4.0	V
Damage threshold	3.4	---	dBm

## Environmental Specifications

This table shows the environmental specifications for the product.

Parameter	Min	Max	Units
Storage temperature	-40	85	°C

## Operational Specifications

This section shows the range of values for normal operation.

Parameter	Min	Typ	Max	Units
Supply voltage ( $V_{CC}$ )	3.135	3.3	3.465	V
Power consumption (each end, retiming on all lanes)	---	4.35	5.0	W
Supply noise tolerance (10Hz - 10MHz)	66	---	---	mVpp
Operating case temperature	0	---	70	°C
Operating relative humidity	5	---	85	%

## Electrical Specifications

Parameter (per lane)	Min	Typ	Max	Units
Signaling rate	-100 ppm	26.5625	+100 ppm	GBd
Differential data input swing at TP1a		---	900	mVpp
Differential data output swing at TP4	---	---	900	mVpp



Parameter (per lane)	Min	Typ	Max	Units
Near-end ESMW (Eye Symmetry Mask Width)	0.265	---	---	UI
Near-end output eye height	70	---	---	mVpp
Output transition time, 20% to 80%	9.5	---	---	ps

Notes:

- Multiple clock domains are supported only on line-side Rx. Host side Rx supports a single clock domain only.
- QSFP Tx CDR lock can only occur if Tx lane 1 is transmitting data.

## Optical Specifications

Parameter	Min	Typ	Max	Units
<b>Transmitter (per lane)</b>				
Signaling speed (with retiming)	-100 ppm	26.5625	+100 ppm	GBd
Center wavelength	840	850	860	nm
Spectral width	---	---	0.6	nm
Average launch power	-2.0	---	3.0	dBm
Transmit OMA	-2.0	---	3.0	dBm
Average launch power of off transmitter	---	---	-30	dBm
Extinction ratio	4.0	---	6.0	dB
Transmitter reflectance tolerance	---	---	-12.0	dB
Transmitter return loss	---	---	-18.0	dB
Transmitter eye mask definition				---
Reach on OM3 multi-mode fiber	100	---	---	m
<b>Receiver (per lane)</b>				
Signaling speed (with retiming)	-100 ppm	26.5625	+100 ppm	GBd
Center wavelength	840	850	860	nm
Receive damage threshold (AOP)	5.0	---	---	dBm
Unstressed receiver sensitivity (OMA) at BER = $10^{-6}$	---	---	-5.0	dBm
Receiver Reflectance	---	---	-18.0	dB
LOS assert	---	---	-14	dBm
LOS hysteresis	0.5	---	3.0	dB
Stressed receiver sensitivity (OMA) at BER = $10^{-4}$	---	---	-3.0	dBm
<b>Conditions of stressed receiver sensitivity test</b>				
SECQ (Stressed Eye Closure) penalty	---	---	4.9	dB
OMA of each aggressor lane	---	---	3.0	dB
Stressed eye mask definition	TBD			---

The receiver’s performance may degrade due to overload if the maximum values for AOP or OMA are exceeded. The damage threshold is specified in the [Absolute Maximum Ratings](#) table above.

## Rate Select

The MMA1T00 transceiver supports rate select, which is controlled by writing to registers 0x57-0x58. Two bits are assigned for each receiver lane in byte 0x57 (87dec, Rxn\_Rate\_Select) and two bits for each transmitter lane in byte 0x58 (88dec, Txn\_Rate\_Select) to specify up to four bitrates, as defined in SFF-8636 Rev 2.9.2 Table 6-5 XN\_RATE\_SELECT ENCODINGS. All four lanes are required to have the same rate select value.


The below table specifies the rate for each rate select setting.

## Rate Select Encodings

Rate Select Value	Operating Rate (GBd)
01	10.31250 NRZ
10	25.78125 NRZ
11	26.56250 PAM4

# Mechanical Specifications


## Mechanical Dimensions



## Label Description


The following label is applied on the transceiver's backshell:

## Backshell Label



(sample illustration)

## Backshell Label Legend

Symbol	Meaning	Notes
<b>SN - Serial Number</b>		
MT	Manufacturer name	2 characters, e.g. MT
YY	Year of manufacturing	2 digits
WW	Week of manufacturing	2 digits
FT	Manufacturer site	2 characters
ZZZZZ	Serial number	5 digits for serial number, starting from 00001. Reset at start of week to 00001.
<b>Miscellaneous</b>		
ZZ	HW and SW revision	2 alpha-numeric characters
YYYY	Year of manufacturing	4 digits
MM	Month of manufacturing	2 digits
DD	Day of manufacturing	2 digits
COO	Country of origin	E.g. Thailand
	Quick response code	Serial number (MTYYWWFTZZZZZ)

## Regulatory Compliance and Classification Transceiver

The laser module is classified as Class 1 according to IEC 60825-1, IEC 60825-2 and 21 CFR sub J 1040 (CDRH), TÜV/UL60950-1, CAN/CSA-C22.2 60950-1.

EMC: EN55032 Class A, EN55024, AS/NZS CISPR 32 Class A, CISPR32 Class A, VCCI Class A.

Telcordia Technologies© GR-468CORE, (shock, vibration, HT operation, damp heat operation).

Ask your NVIDIA field engineer or the support team for a zip file of the certifications for this product.

## FCC Class A Notice

This device complies with CFR47 FCC Class A Part 15 of the FCC Rules. Operation is subject to the following two conditions:

1. This device may not cause harmful interference.
2. This device must accept any interference received, including interference that may cause undesired operation.

Note: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/television technician for help.

Modifications: Any modifications made to this device that are not approved by NVIDIA may void the authority granted to the user by the FCC to operate this equipment.



---

# Ordering Information

Ordering Part Number	Description
MMA1T00-HS	Transceiver, HDR, QSFP56, MPO, 850nm, SR4, up to 100m

---

## References

1. QSFP Quad Small Form Factor Pluggable - Concept: SFF-8665:  
<https://www.snia.org/technology-communities/sff/specifications>
2. QSFP Quad Small Form Factor Pluggable - Management: SFF-8636:  
<https://www.snia.org/technology-communities/sff/specifications>
3. QSFP Quad Small Form Factor Pluggable - Hardelectrical: SFF-8679:  
<https://www.snia.org/technology-communities/sff/specifications>
4. InfiniBand Architecture Specification and FAQ:  
<https://www.infinibandta.org/ibta-specification/>
5. Environmental and Regulatory compliance statements:  
<https://www.mellanox.com/company/quality/regulatory-compliance/environmental>
6. Nvidia Networking Cable Configurator:  
<https://www.mellanox.com/products/interconnect/cables-configurator>
7. LinkX\_MemoryMap\_Application\_Note (MLNX-15-5926)
8. Measuring\_Eye\_Parameters\_100GbE\_Modules\_Application\_Note (MLNX-15-5400)
9. NVIDIA\_Cable\_Management\_Guidelines\_and\_FAQs\_Application\_Note (MLNX-15-3603)


For documentation, please contact your sales representative or the Support team.

# Appendix: Optical Connector and Fiber Cable

## Optical Connector

The optical port in the parallel 2 x 4-lane optical transceiver is a male MPO connector with alignment pins, mating with fiber-optic cables with female MPO connector.

## QSFP28 Optical Receptacle and Lane Assignment (transceiver, front view)



Reference: IEC specification IEC 61754-7.

## Fiber Patch Cable

The fiber which connects transceiver A’s lane 1 must end at transceiver B’s lane 12 at the other end of the link. This calls for a crossed MPO cable, also referred to as ‘Type B’. The fiber is standard OM3 or OM4 multi-mode fiber. The maximum length is found in [Optical Specifications](#).

## MPO to MPO Patch Cable Fiber Connections

Connector A MPO/UPC Female	Connection	Connector B MPO/UPC Female
1	→	12
2	→	11
3	→	10
4	→	9
5	Not Connected	8
6	Not Connected	7



Connector A MPO/UPC Female	Connection	Connector B MPO/UPC Female
7	Not Connected	6
8	Not Connected	5
9	←	4
10	←	3
11	←	2
12	←	1

Multiple MPO patch cables can be connected in series, but each added connector pair increases modal dispersion in the link which again impairs performance. An odd number of 'crosses' must be used between transceivers at the two ends.

### Typical look of the Fiber Cable



OM3 Multimode Cable



OM4 Multimode Cable

Some vendors use aqua color for OM4 cables.

---

## Document Revision History

Revision	Date	Description
1.4	Nov. 2021	Reformatted and rebranded; migrated to HTML. Removed BER bullet.
1.3	Feb. 2021	Updated Key Features section. Removed 2.5G/SDR from Table: Rate Select Encodings. Minor text edits.
1.2	Nov. 2020	Added Applications, control signal description, Handling and cleaning precautions, and references. Updated patch cable specification.
1.1	Nov. 2019	Changed “Key Features” item on MPO-12 UPC to indicate male receptacle connector
1.0	Sep. 2019	Initial release

## Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. Neither NVIDIA Corporation nor any of its direct or indirect subsidiaries and affiliates (collectively: "NVIDIA") make any representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice. Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

## Trademarks

NVIDIA, the NVIDIA logo, and Mellanox are trademarks and/or registered trademarks of NVIDIA Corporation and/or Mellanox Technologies Ltd. in the U.S. and in other countries. Other company and product names may be trademarks of the respective companies with which they are associated.



Copyright

© 2023 NVIDIA Corporation & affiliates. All Rights Reserved.

