



## **NC-SI OEM Commands**

# Table of contents

Get PF MAC Address (Command=0x0, Parameter=0x0)

---

Get PF MAC Address Response

---

Shutdown BlueField DPU OS (Command=0x12, Parameter=0x1A)

---

Shutdown BlueField DPU OS Response

---

Reset BlueField DPU (Command=0x12, Parameter=0xB)

---

Reset BlueField DPU Response

---

Set Host PCIe rshim access to BlueField DPU CPU (Command=0x12, Parameter=0x19)

---

Set Host PCIe rshim access to BlueField DPU CPU Response

---

Set Dynamic Host PCIe rshim access to BlueField DPU CPU (Command=0x12, Parameter=0x1B)

---

Set Dynamic Host rshim Access to BlueField DPU CPU Response

---

Get Host PCIe rshim access to BlueField DPU CPU (Command=0x13, Parameter=0x19)

---

Get Host PCIe rshim access to BlueField DPU CPU Response

---

Get Dynamic Host PCIe rshim access to BlueField DPU CPU (Command=0x13, Parameter=0x1B)

---

Get Dynamic Host PCIe rshim access to BlueField DPU CPU Response

---

Set External Host Privileges (Command=0x12, Parameter=0x32) [to be put in Modes of Operation v4.10.0#.ModesofOperationv4.10.0-UsingPlatform-BMCNC-SIOEMCommands (moving to and from zero trust)]

---

Set External Host Privileges Command Response

---

Set BlueField DPU Mode (Command=0x12, Parameter=0x33)

---

Get BlueField DPU OS State (Command=0x13, Parameter=0x17)

---

Get BlueField DPU OS State Response

---

Get External Host Privileges (Command=0x13, Parameter=0x32)

---

Get External Host Privileges Response

---

Get BlueField Mode (Command=0x13, Parameter=0x33)

---

Get BlueField Mode Response

---

## Get PF MAC Address (Command=0x0, Parameter=0x0)

This command is used by the platform bmc to query any PF programmed MAC address.

For NVIDIA devices that support a single Physical Function for a multi-port NIC port, N MAC address shall be returned to Get PF #N MAC address command.

### ***Get PF MAC Ads Command Format***

Field	Bytes	Offset in NC-SI Command	Description
Parameter	1	22	0x0 = Get PF MAC Address
PIndex	1	23	This byte defines the PF Number to which the platform bmc intends to query the programmed MAC address. PF 0 is always available.

### ***Get PF MAC Address Command Layout***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x00	Parameter=0x00	PF Index
24:27	Checksum 31:0			

## Get PF MAC Address Response

The following is the returned value from the NVIDIA device to the "[Get PF MAC Address](#)" command.

### ***Get PF MAC Address Response Format***

Field	Bytes	Offset in NC-SI Command	Description
Response Code	2	17:16	0x8000 - Un-initialized - returned if the NVIDIA device does not have a default MAC address for the PF and the MAC address was not initialized.

Field	Bytes	Offset in NC-SI Command	Description
Reason Code	2	19:18	0x2 - shall be returned if the PF Index in the command is greater of the supported PFs by the NVIDIA device
Parameter	1	26	0x0 = Get PF MAC Address
PF Index	1	27	The NVIDIA device shall return the same PF index as sent in the Get PF MAC Address Command even if the index is out of range of the supported PFs by the NVIDIA device
MAC Address	6	33:28	PF MAC Address. Default is the production allocated MAC address from the NVIDIA device flash device.

***Get PF MAC Address Response Layout***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x00	Parameter=0x00	PF Index
28:31	MAC Address (MSB)			
32:35	MAC Address (LSB)		Reserved	
36:39	Checksum 31:0			

**Shutdown BlueField DPU OS (Command=0x12, Parameter=0x1A)**

The Shutdown BlueField DPU OS command allows trusted platform bmc to send an OS Shutdown request to the embedded CPU on NVIDIA BlueField DPU Devices.

The Shutdown BlueField DPU OS command format is shown below.

***Shutdown BlueField DPU OS Command Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x1A	Reserved
24:27	Reserved			
28:31	Checksum 31:0			

This command has no input parameters. This command is a package command.

## Shutdown BlueField DPU OS Response

NVIDIA BlueField DPU always receive and respond to Shutdown BlueField DPU OS command on supporting devices when the package ID matches. When the Shutdown BlueField DPU OS command is sent to a non-supporting device, or the command is received from an untrusted platform bmc, the command will fail with reason code 0x7FFF (Unsupported command).

### *Shutdown BlueField DPU OS Response Format*

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x1A	Reserved
28:31	Reserved			
32:35	Checksum 31:0			

## Reset BlueField DPU (Command=0x12, Parameter=0xB)

The Reset BlueField DPU command allows the platform bmc to reset the NVIDIA BlueField DPU device. This command is only applicable to BlueField devices.

The Reset BlueField DPU command is addressed to the package only. When the internal reset is complete, the platform bmc should re-configure the device. This command is only supported starting from BlueField-2.

## Reset BlueField DPU Format

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x0B	NICR Mode
24:27	Checksum 31:0			

The parameter description for Reset BlueField DPU command are provided below.

## Reset BlueField DPU Parameters

Field	Description
NICR	<ul style="list-style-type: none"> <li>0 - NIC does not reset. Only the embedded CPU will reset.</li> <li>1 - Reset the embedded CPU and the NIC</li> </ul>
Mode	<p>This field defines the type of conditions to use before performing the internal reset</p> <ul style="list-style-type: none"> <li>0 - The internal reset will start after sending the response to this command</li> <li>1 - The internal reset will start only when all the hosts asserts their PERST# signals low</li> <li>2 - The internal reset will start only when all the hosts disabled their PCIe links. This may or may not include assertion of their respective PERST# signals low.</li> <li>Other - Reserved</li> </ul>

## Reset BlueField DPU Response

The ConnectX shall always receive and respond to a [Reset BlueField DPU](#) command when the package ID matches, and with no checksum error.

## Reset BlueField DPU Response Format

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	

Bytes/Bits	31:24	23:16	15:8	7:0
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x0B	NICR Mode
28:31	Checksum 31:0			

## Set Host PCIe rshim access to BlueField DPU CPU (Command=0x12, Parameter=0x19)

The Set Host PCIe rshim access to BlueField DPU CPU command allows a trusted platform bmc to configure the BlueField DPU enablement state of the external Host PCIe rshim access to the embedded CPU.

The Set Host PCIe rshim access to BlueField DPU CPU command is a package command.

The action requires to reboot BlueField DPU to take effect.

### ***Set Host PCIe rshim access to BlueField DPU CPU Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x19	Reserved
24:27	Reserved			Host_Access_State
28:31	Checksum 31:0			

### ***Set Host PCIe rshim access to BlueField DPU CPU Command Parameters***

Field	Bytes	Offset in NC-SI Command	Description
Host_Access_State	1	27	Embedded CPU OS state <ul style="list-style-type: none"> <li>• 0 - Disabled</li> <li>• 1 - Enabled</li> <li>• 2 - Locked (PF Enabled, access is disabled)</li> <li>• Other - reserved</li> </ul>

## Set Host PCIe rshim access to BlueField DPU CPU Response

BlueField DPU always receive and respond to [Set Host PCIe rshim access to BlueField DPU CPU](#) command when the package ID matches.

If the command is received from an untrusted platform bmc, the command will fail with reason code 0x7FFF (Unsupported command).

### ***Set Host rshim Access to BlueField DPU CPU Response Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x19	Reserved
28:31	Reserved			Host_Access_State
32:35	Checksum 31:0			

## Set Dynamic Host PCIe rshim access to BlueField DPU CPU (Command=0x12, Parameter=0x1B)

The Set Dynamic Host PCIe rshim access to BlueField DPU CPU command allows a trusted platform bmc to configure the BlueField DPU runtime enablement state of the

external Host PCIe rshim access to the embedded CPU.

This command is only available when the non-volatile setting of the Host PCIe rshim access is set to either Enabled or Locked states (see definition in section "[Set Host PCIe rshim access to BlueField DPU CPU](#)").

The setting in this command is volatile. Upon device reset, the value of Host\_RT\_Access\_State defaults to the non-volatile configuration (as defined in section "[Set Host PCIe rshim access to BlueField DPU CPU](#)").

### ***Set Dynamic Host PCIe rshim access Access to BlueField DPU CPU Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x1B	Reserved
24:27	Reserved			Host_RT_Access_State
28:31	Checksum 31:0			

### ***Set Dynamic Host PCIe rshim access Access to BlueField DPU CPU Command Parameters***

Field	Bytes	Offset in NC-SI Command	Description
Host_RT_Access_State	1	27	Embedded CPU OS state <ul style="list-style-type: none"> <li>• 0 - Enabled</li> <li>• 1 - Locked</li> <li>• Other - reserved</li> </ul>

## **Set Dynamic Host rshim Access to BlueField DPU CPU Response**

BlueField DPU only receive and respond to Set Dynamic Host PCIe rshim access to BlueField DPU CPU Command when the package ID matches and the non-volatile setting of the Host PCIe rshim access is one of Enabled or Locked states.

If this command is received when the non-volatile setting is set to Disabled, this command shall fail with response code 0x0002 (command unavailable).

If the command is received from an untrusted platform bmc, the command will fail with reason code 0x7FFF (unsupported command).

The command enables toggling between enabled to locked without BlueField DPU reset

***Set Dynamic Host rshim Access to BlueField DPU CPU Response Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x1B	Reserved
28:31	Reserved			Host_RT_Access_State
32:35	Checksum 31:0			

**Get Host PCIe rshim access to BlueField DPU CPU (Command=0x13, Parameter=0x19)**

The Get Host PCIe rshim access to BlueField DPU CPU command allows the platform bmc (platform bmc) to query the BlueField DPU about the enablement state of the external Host PCIe rshim access to the embedded CPU.

The Get Host PCIe rshim access to BlueField DPU CPU command is a package command.

***Get Host PCIe rshim access to BlueField DPU CPU Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x19	Reserved
24:27	Checksum 31:0			

## Get Host PCIe rshim access to BlueField DPU CPU Response

BlueField DPU always receive and respond to Get Host PCIe rshim access to BlueField DPU CPU Command when the package ID matches.

### *Get Host PCIe rshim access to BlueField DPU CPU Response*

Field	Size	Offset in NC-SI Command	Description
Host_Access_State	1 byte	31	Embedded CPU OS state <ul style="list-style-type: none"> <li>• 0 - Disabled</li> <li>• 1 - Enabled</li> <li>• Other - reserved</li> </ul>

### *Get Host PCIe rshim access to BlueField DPU CPU Response Format*

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x19	Reserved
28:31	Reserved			Host_Access_State
32:35	Checksum 31:0			

## Get Dynamic Host PCIe rshim access to BlueField DPU CPU (Command=0x13, Parameter=0x1B)

The Get Dynamic Host PCIe rshim access to BlueField DPU CPU command allows a trusted platform bmc (platform bmc) to query the BlueField DPU runtime enablement state of the external Host PCIe rshim access to the embedded CPU. This command is only available when the non-volatile setting of the Host PCIe rshim access is Get to either Enabled or Locked states (see definition in section "[Set Dynamic Host PCIe rshim access to BlueField DPU CPU](#)").

The Get Dynamic Host PCIe rshim access to BlueField DPU CPU command is a package command.

***Get Dynamic Host PCIe rshim access to BlueField DPU CPU Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x1B	Reserved
24:27	Checksum 31:0			

**Get Dynamic Host PCIe rshim access to BlueField DPU CPU Response**

BlueField DPU only receive and respond to Get Dynamic Host PCIe rshim access to BlueField DPU CPU Command when the package ID matches and the non-volatile setting of the Host PCIe rshim access is one of Enabled or Locked states.

If this command is received when the non-volatile setting is set to Disabled, this command shall fail with response code 0x0002 (Command Unavailable).

If the command is received from an untrusted platform bmc, the command will fail with reason code 0x7FFF (Unsupported command).

***Get Dynamic Host PCIe rshim access to BlueField DPU CPU Response Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x1B	Reserved
28:31	Reserved			Host_RT_Access_State
32:35	Checksum 31:0			

***Get Dynamic Host PCIe rshim access to BlueField DPU CPU response Parameters***

Field	Size	Offset in NC-SI Command	Description
Host_RT_Access_State	1 byte	31	Embedded CPU OS state <ul style="list-style-type: none"> <li>• 0 - Enabled</li> <li>• 1 - Locked</li> <li>• Other - reserved</li> </ul>

## Set External Host Privileges (Command=0x12, Parameter=0x32) [to be put in Modes of Operation v4.10.0#.ModesofOperationv4.10.0-UsingPlatform-BMCNC-SIOEMCommands (moving to and from zero trust)]

The Set External Host Privileges command allows a trusted platform bmc to configure the mode settings of the BlueField DPU. The External Host Privileges settings are nonvolatile.

The Set External Host Privileges command is a package command.

### Set External Host Privileges Format

Bytes/Bits	31:24				23:16			
0:15	NC-SI Header (OEM Command)							
16:19	NVIDIA Manufacture ID (IANA) = 0x8119							
20:23	Command rev=0x00				MLNX Cmd ID=0x12			
24:27	NIC RESET	NIC FW Update	PCC FW Update	Emb CPU Settings Change	Global Non-volatile Change	Network Port Parameters Change	External Host Parameters Change	NIC FLASH Access
28:31	Checksum 31:0							

### Set External Host Privileges Command Parameters

Field	Size	Offset in NC-SI Command	Description
NIC RESET	2 bits	24.6	External Host ability to reset the NIC 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
NIC FW Update	2 bits	24.4	External Host ability to update NIC FW 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
PCC FW Update	2 bits	24.2	External Host ability to update PCC FW 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
Emb CPU Settings Change	2 bits	24.0	External Host ability to modify the settings of the embedded CPU0 - Default mode1 - Enabled2 - Disabled3 - Reserved
Global Non-volatile Change	2 bits	25.6	External Host ability to modify global non-volatile settings0 - Default mode1 - Enabled2 - Disabled3 - Reserved
Network Port Parameters Change	2 bits	25.4	External Host ability to update Network Port parameters0 - Default mode1 - Enabled2 - Disabled3 - Reserved
External Host Parameters Change	2 bits	25.2	External Host ability to update the external host' settings0 - Default mode1 - Enabled2 - Disabled3 - Reserved
NIC FLASH Access	2 bits	25.0	External Host ability to access NIC FLASH memory0 - Default mode1 - Enabled2 - Disabled3 - Reserved

## Set External Host Privileges Command Response

BlueField DPU always receive and respond to Set External Host Privileges Command when the package ID matches and the platform bmc is trusted.

### ***Set External Host Privileges Response Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x32	Reserved
28:31	Checksum 31:0			

## Set BlueField DPU Mode (Command=0x12, Parameter=0x33)

From Mode	To Mode	Command				
DPU Mode	NIC Mode	<b>Command = 0x12, Parameter = 0x33</b>				
		<b>Offset</b>	<b>31:24</b>	<b>23:16</b>	<b>15:8</b>	<b>7:0</b>
		0:15	NC-SI OEM Header (OEM Command)			
		16:19	Mellanox Manufacture ID (IANA) = 0x8119			
		20:23	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x33	Reserved
		24:27				Offload engine
		28:31	Checksum 31:0			
		Offload engine	1 bit	27.0	0x0: Enabled – DPU Mode 0x1: Disabled – NIC Mode	
		For NIC Mode, set the offload engine bit to 0x1.				
NIC Mode	DPU Mode	<b>Command = 0x12, Parameter = 0x33</b>				
		<b>bytes/bits</b>	<b>31:24</b>	<b>23:16</b>	<b>15:8</b>	<b>7:0</b>
		0:15	NC-SI OEM Header (OEM Command)			

From Mode	To Mode	Command				
		<b>bytes/bits</b>	<b>31:24</b>	<b>23:16</b>	<b>15:8</b>	<b>7:0</b>
		16:19	Mellanox Manufacture ID (IANA) = 0x8119			
		20:23	Command rev=0x00	MLNX Cmd ID= 0x12	Parameter=0x33	Reserved
		24:27				Offload engine
		28:31	Checksum 31:0			
		Offload engine	1 bit	27.0	0x0: Enabled - DPU Mode 0x1: Disabled - NIC Mode	
		For DPU Mode, set the offload engine bit to 0x0.				
DPU Mode	DPU Mode with Zero Trust	Roadmap				
DPU Mode with Zero Trust	DPU Mode	Roadmap				
DPU Mode with Zero Trust	NIC Mode	<p>Not supported. Move from DPU Mode with Zero Trust to DPU Mode first, and then from DPU Mode to NIC Mode.</p> <ul style="list-style-type: none"> <li>Perform a <a href="#">system-level reset</a> when moving from Zero Trust to DPU Mode before configuring NIC Mode.</li> <li>Ensure to disable Zero Trust configuration before transitioning to NIC Mode.</li> <li>Operating in NIC Mode with Zero Trust (Restricted) configuration is not supported and may lead to undefined behavior.</li> </ul>				

## Get BlueField DPU OS State (Command=0x13, Parameter=0x17)

The Get BlueField DPU OS State command allows the platform bmc (platform bmc) to query the BlueField DPU embedded CPU status from the NVIDIA BlueField DPU device.

The Get BlueField DPU OS State command is a package command.

### ***Get BlueField DPU OS State Format***

<b>Bytes/Bits</b>	<b>31:24</b>	<b>23:16</b>	<b>15:8</b>	<b>7:0</b>
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x17	Reserved
24:27	Checksum 31:0			

## **Get BlueField DPU OS State Response**

BlueField DPU always receive and respond to Get Debug Info Command when the package ID matches.

### ***Get BlueField DPU OS State Response***

<b>Field</b>	<b>Size</b>	<b>Offset in NC-SI Command</b>	<b>Description</b>
OS_State	1 byte	31	Embedded CPU OS state <ul style="list-style-type: none"> <li>• 0 - Reset/Boot-ROM</li> <li>• 1 - BL2</li> <li>• 2 - BL31</li> <li>• 3 - UEFI</li> <li>• 4 - OS starting</li> <li>• 5 - OS is running</li> <li>• 6 - Low-Power standby</li> <li>• 7 - Firmware update in progress</li> <li>• 8 - OS Crash Dump in progress</li> <li>• 9 - OS Crash Dump is complete</li> <li>• 10 - FW Fault Crash Dump in progress</li> <li>• 11 - FW Fault Crash Dump is complete</li> <li>• Other - reserved</li> </ul>

Field	Size	Offset in NC-SI Command	Description
POST code	4 bytes	32	OS POST code as reported by the embedded CPU

### ***Get BlueField DPU OS State Response Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	Response Code		Reason Code	
20:23	NVIDIA Manufacture ID (IANA) = 0x8119			
24:27	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x17	Reserved
28:31	Reserved			OS_State
32:35	POST code			
36:39	Checksum 31:0			

## **Get External Host Privileges (Command=0x13, Parameter=0x32)**

The Get External Host Privileges command allows a trusted platform bmc to query the external host privilege settings of the BlueField DPU.

The Get External Host Privileges command is a package command.

### ***Get External Host Privileges Format***

Bytes/Bits	31:24	23:16	15:8	7:0
0:15	NC-SI Header (OEM Command)			
16:19	NVIDIA Manufacture ID (IANA) = 0x8119			
20:23	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x32	Reserved
24:27	Checksum 31:0			

## **Get External Host Privileges Response**

The device responds to Get External Host Privileges Command if sent from a trusted platform bmc when the package ID matches. The returned response to Get External Host Privileges is described in the following table.

***Get External Host Privileges Response Parameters***

<b>Field</b>	<b>Size</b>	<b>Offset in NC-SI Command</b>	<b>Description</b>
NIC RESET	2 bits	28.6	External Host ability to reset the NIC 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
NIC FW Update	2 bits	28.4	External Host ability to update NIC FW 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
PCC FW Update	2 bits	28.2	External Host ability to update PCC FW 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
Emb CPU Settings Change	2 bits	28.0	External Host ability to modify the settings of the embedded CPU 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
Global Non-volatile Change	2 bits	29.6	External Host ability to modify global non-volatile settings 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
Network Port Parameters Change	2 bits	29.4	External Host ability to update Network Port parameters 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
External Host Parameters Change	2 bits	29.2	External Host ability to update the external host' settings 0 - Default mode1 - Enabled2 - Disabled3 - Reserved
NIC Flash Access	2 bits	29.0	External Host ability to access NIC FLASH memory 0 - Default mode1 - Enabled2 - Disabled3 - Reserved

***Get External Host Privileges Response Format***

Bytes/Bits	31:24				23:16			
0:15	NC-SI Header (OEM Command)							
16:19	Response Code							
20:23	NVIDIA Manufacture ID (IANA) = 0x8119							
24:27	Command rev=0x00				MLNX Cmd ID=0x12			
28:31	NIC RESET	NIC FW Update	PCC FW Update	Emb CPU Settings Change	Global Non-volatile Change	Network Port Parameters Change	External Host Parameters Change	NIC Flash Access
32:35	Checksum 31:0							

## Get BlueField Mode (Command=0x13, Parameter=0x33)

The Get BlueField Mode command allows a trusted platform bmc to query the mode settings of the BlueField DPU.

The Get BlueField Mode command is a package command.

### *Get BlueField Mode Format*

Bytes/Bits	31:24		23:16		15:8	7:0
0:15	NC-SI Header (OEM Command)					
16:19	NVIDIA Manufacture ID (IANA) = 0x8119					
20:23	Command rev=0x00	MLNX Cmd ID=0x13	Parameter=0x33	Reserved		
24:27	Checksum 31:0					

## Get BlueField Mode Response

The device responds to Get BlueField Mode Command if sent from a trusted platform bmc when the package ID matches. The returned response to Get BlueField DPU Mode is described in the following table.

### *Get BlueField Mode response Parameters*

Field	Size	Offset in NC-SI Command	Description
Offload engine	1 bit	31:0	Defines whether the Internal CPU is used as an offload engine <ul style="list-style-type: none"> <li>• 0x0 - ENABLED</li> <li>• 0x1 - DISABLED</li> </ul>

***Get BlueField DPU Mode Response Format***

Bytes/Bits	31:24	23:16	15:8	7:0			
0:15	NC-SI Header (OEM Command)						
16:19	Response Code		Reason Code				
20:23	NVIDIA Manufacture ID (IANA) = 0x8119						
24:27	Command rev=0x00	MLNX Cmd ID=0x12	Parameter=0x32	Reserved			
28:31	Reserved			Reserved	Reserved	Reserved	Rese
32:35	Checksum 31:0						

## Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF

ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

## **Trademarks**

NVIDIA and the NVIDIA logo are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

© Copyright 2025, NVIDIA. PDF Generated on 11/20/2025