



NVIDIA HPC-X Software Toolkit Rev 2.22.0

Table of contents

Release Notes	4
Changes and New Features	4
HPC-X General Support	5
Bug Fixes in this Version	8
Known Issues	9
Installing and Loading HPC-X	14
Running, Configuring and Rebuilding HPC-X	19
HCOLL	24
Unified Communication - X Framework Library	33
Unified Collective Communication (UCC)	61
TL/UCP Special Service Worker	61
Out-Of-Box Native GPU Allreduce	62
Data Type Support in CUDA Executor Component (EC)	62
EC/CUDA One-shot Kernel with Cooperative Launch	63
CPU/GPU Bcast	63
PGAS Shared Memory Access	65
ClusterKit	72
Running ClusterKit	72
Test Descriptions and Options	78
Automated Scope_Info File Creation	85
NCCL-RDMA-SHARP Plugins	87
Syntax Conventions	95

User Manual Revision History	96
Release Notes History	110
Release Notes Change Log History	110
Bug Fixes History	129

Overview

NVIDIA® HPC-X® is a comprehensive software package that includes MPI and SHMEM communications libraries. HPC-X also includes various acceleration packages to improve both the performance and scalability of applications running on top of these libraries, including UCX (Unified Communication X), which accelerates the underlying send/receive (or put/get) messages. It also includes HCOLL, which accelerates the underlying collective operations used by the MPI/PGAS languages.

The documentation here relates to HPC-X:

- [Release Notes](#)
- [User Manual](#)

Software Download

Please visit [NVIDIA HPC-X](#)

Document Revision History

A list of the changes made to this document are provided in [Document Revision History](#).

Related Documentation

Software	Reference
NVIDIA SHARP	https://docs.nvidia.com/networking/category/mlnxsharp

Release Notes

Release Notes Update History

Revision	Date	Description
2.22.0	January 08, 2025	Initial release of this document.

Changes and New Features

HPC-X current version provides the following changes and new features:

Category	Change Description
HPC-X Content	<p>Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release.</p> <ul style="list-style-type: none"> • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) v3.10.2-1 • ClusterKit 1.15

HPC-X General Support

HPC-X Requirements

The platform and requirements for HPC-X are detailed in the following table:

Platform	Versions
CUDA	12.x
GDRCopy	2.3+
DOCA-Host	<p>2.9.0</p> <p>NOTE : Starting this version, the host driver is part of the NVIDIA DOCA package. For further information, please see NVIDIA MLNX_OFED to DOCA-OFED Transition Guide .</p>
NCCL	2.22+
NVIDIA BlueField-3	32.43.1014
NVIDIA ConnectX-5/ConnectX-5 Ex	16.35.2000
NVIDIA ConnectX-6	20.43.1014
NVIDIA ConnectX-6 Dx	22.43.1014

Platform	Versions
NVIDIA ConnectX-6 Lx	26.43.1014
NVIDIA ConnectX-7	28.43.1014
NVIDIA ConnectX-8	40.44.0212
XPMEM	2.7
Grace-Hopper - GH200	N/A

HPC-X Content

The following communications libraries and acceleration packages are part of this NVIDIA HPC-X® package:

Library/Acceleration Package	Version Number
Open MPI	4.1
NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)	3.10.2-1
HCOLL	4.8
UCX	1.18.0
UCC	1.4.0
Open SHMEM specification compliance	1.4 ¹
ClusterKit ²	1.15
nccl-rdma-sharp-plugin ³	2.7

Library/Acceleration Package	Version Number
OSU Micro-Benchmarks	7.4

1. Full Open SHMEM v1.4 support is available only if compiled with C11 Standard.
2. ClusterKit is a multifaceted node assessment tool for high performance clusters.
3. nccl-rdma-sharp plugin enables RDMA and Switch-based collectives (SHARP) with NVIDIA's NCCL library.

Important Note

Note

When HPC-X is launched with Open MPI without a resource manager job environment (slurm,pbs, etc.), or when it is launched from a compute node, the default rsh/ssh-based launcher will be used. This launcher does not propagate environment variables to the compute nodes. Thus, it is important to ensure the propagation of LD_LIBRARY_PATH variable from HPC-x is done as follows.

```
mpirun -x LD_LIBRARY_PATH -np 2 -H host1,host2
$HPCX_MPI_TESTS_DIR/examples/hello_c
```

Supported Platforms and Operating Systems

The following table lists the supported operating systems and CPUs for the latest HPC-X.

Note

Starting from HPC-X v2.9, HPC-X will no longer support PPC architecture.

Operating System	Platforms
RHEL/CentOS/ Rocky 8.x	x86_64, aarch64
RHEL/CentOS/ Rocky 9.x	x86_64, aarch64
CentOS 8.x Stream	x86_64
CentOS 9.x Stream	x86_64
SLES 15 SP2	x86_64
SLES 15 SP3	x86_64
SLES 15 SP4	x86_64
Ubuntu 18.04	x86_64
Ubuntu 20.04	x86_64, aarch64
Ubuntu 22.04	x86_64, aarch64
Ubuntu 24.04	x86_64, aarch64
OpenEuler 20.03	x86_64, aarch64
Kylin 10 SP1	x86_64, aarch64
Kylin 10 SP2	x86_64, aarch64
Debian 10.x	x86_64
Debian 11.x	x86_64

Bug Fixes in this Version

N/A

Known Issues

The following is a list of general limitations and known issues of the various components of this HPC-X release.

Reference Number	Issue
3995982	Description: GPU device variables (obtained from <code>cudaGetSymbolAddress</code>) are not supported for MPI send/receive operations. Passing a pointer to a device variable may lead to a segmentation fault.
	Workaround: Copy the contents of the device buffer to a bounce buffer allocated by <code>cudaMalloc</code> , and use that bounce buffer for communication.
	Keywords: <code>cudaGetSymbolAddress</code> ; <code>cudaMalloc</code> ; segmentation fault; bounce buffer
	Discovered in Version: 2.21.0
4050321	Description: Significant bandwidth degradation occurs when the Global VA feature is enabled (by setting <code>UCX_GVA_ENABLE=y</code>), due to the failure to utilize PCIe relaxed ordering.
	Workaround: Avoid setting <code>UCX_GVA_ENABLE=y</code> to prevent potential bandwidth degradation.
	Keywords: Global VA; GVA; ODP
	Discovered in Version: 2.21.0
4097336	Description: Enabling HW DCS (by setting <code>UCX_DC_MLX5_TX_POLICY=dcs_hybrid</code>) may cause the application to hang due to an issue with scheduling work on DC initiator QPs.
	Workaround: Avoid setting <code>UCX_DC_MLX5_TX_POLICY=dcs_hybrid</code> to prevent potential application hangs.
	Keywords: DC; DCS; hang
	Discovered in Version: 2.21.0
4139280	Description: Asynchronously allocated CUDA memory may not work correctly with the <code>gdr_copy</code> transport, potentially resulting in an error such as:

Reference Number	Issue
	<p><code>gdr_copy_md.c:139 UCX ERROR gdr_pin_buffer failed.</code></p> <p>Workaround: Set the <code>UCX_TLS=^gdr_copy</code> environment variable to disable <code>gdr_copy</code> transport.</p> <p>Keywords: <code>gdr_copy</code>; memory registration; Stream Ordered CUDA Allocator</p> <p>Discovered in Version: 2.21.0</p>
4026461	<p>Description: UCX atomic operations on Grace CPU may fail with Remote Access error.</p> <p>Workaround: Disable DevX and KSM memory registration by setting <code>UCX_IB_MLX5_DEVX=no</code></p> <p>Keywords: Atomic; Grace</p> <p>Discovered in Version: 2.20.0</p>
3884209	<p>Description: In certain scenarios, a significant performance degradation can be observed due to excessive memory registrations.</p> <p>Workaround: Switch back to legacy protocols implementation by setting <code>UCX_PROTO_ENABLE=n</code></p> <p>Keywords: UCC, Performance</p> <p>Discovered in Version: 2.19.0</p>
3606732	<p>Description: In some cases, when using CUDA buffers for intra-node transfers, the program may crash with an assertion <code>'offset <= key->b_len'</code> failed in <code>cuda_ipc</code>. This happens due to a conflict between <code>cuda_ipc</code> and <code>gdrcopy</code> memory registration on the same buffer. In other cases, the error message "<code>gdr_map failed</code>" can be printed.</p> <p>Workaround: N/A</p> <p>Keywords: <code>gdr_copy</code>, <code>cuda_ipc</code></p> <p>Discovered in Version: 2.17.0</p>
3586369	<p>Description: When UD transport is being used explicitly, the MPI or SHMEM job may hang during cleanup or <code>MPI_Finalize</code>, while waiting for UCX endpoint flush operation to complete.</p>

Reference Number	Issue
	<p>Workaround: Disable adaptive progress optimization by setting the environment variable <code>UCX_ADAPTIVE_PROGRESS=n</code>, or don't select UD transport explicitly.</p> <p>Keywords: Hang, UD, Flush</p> <p>Discovered in Version: 2.17.0</p>
3653404	<p>Description: When registering a large memory region with <code>ucp_mem_map()</code>, and peer failure handling support is enabled on the UCX endpoint, the process may crash with the error "LRU push returned Unsupported operation" while sending a buffer belonging to that region. The issue happens because multi-threaded registration is being used for large regions, and it does not work well with peer failure support.</p> <p>Workaround: Disable multi-thread registration by setting the environment variable "<code>UCX_REG_MT_THRESH=inf</code>".</p> <p>Keywords: Multi-Threaded, Indirect, Key Registration</p> <p>Discovered in Version: 2.17.0</p>
3606445	<p>Description: The performance of <code>osu_mbw_mr</code> for some message sizes can be worse than the previous release. This can happen because of different default protocol thresholds.</p> <p>Workaround: Revert to previous thresholds selection logic by setting the environment variable to <code>UCX_PROTO_ENABLE=n</code></p> <p>Keywords: Performance, <code>osu_mbw_mr</code></p> <p>Discovered in Version: 2.17.0</p>
-	<p>Description: In order to get the best performance when running on ConnectX-7 NDR400 fabric, the following parameter should be set with mpirun.</p> <pre>mpirun -x UCX_MAX_RNDV_LANES=4 -x UCX_RNDV_THRESH=20k ...</pre> <p>Workaround: N/A</p> <p>Keywords: ConnectX-7; UCX; mpirun</p> <p>Discovered in Version: 2.11 (UCX 1.13)</p>

Reference Number	Issue
-	<p>Description: Once the TCP detects a "Connection reset by a peer" failure on a connection, it stops sending data, and the MPI/SHMEM application hangs. Error printouts from the UCP/UCT can be seen in the log.</p> <p>Workaround: On small scale cases, change the "UCX_TLS=tcp" to "UCX_TLS=sm, tcp" parameter. On larger scales this workaround is not applicable.</p> <p>Keywords: UCX hang</p> <p>Discovered in Version: 2.9 (UCX 1.11)</p>
-	<p>Description: NCCL plugin works only with NCCL v2.8 or higher.</p> <p>Workaround: Build plugin version v2.0 from the following source. https://github.com/Mellanox/nccl-rdma-sharp-plugins/tree/v2.0.x</p> <p>Keywords: NCCL Plugin</p> <p>Discovered in Version: 2.7 (NCCL 2.1)</p>
-	<p>Description: UD timeout error may appear.</p> <p>Workaround:</p> <ol style="list-style-type: none"> 1. Set UCX_UD_TIMEOUT=120 (the default is 30 seconds) 2. Disable the UD transport and use DC instead. Set UCX_TLS=dc_x, self, sm <p>Keywords: UD, DC, timeout, UCX</p> <p>Discovered in Version: 2.7 (UCX 1.9)</p>
-	<p>Description: When using GPU memory on an InfiniBand network with GPUDirect enabled yet without gdrCOPY library, performance of small messages can be low.</p> <p>Workaround: Use the Rendezvous protocol by setting the UCX_RNDV_THRESH parameter to 0.</p> <p>Keywords: GPU, GPUDirect, memory</p> <p>Discovered in Version: 2.6 (UCX 1.8)</p>
3672903/Github 4105	<p>Description: Adaptive Routing is not supported when used with OpenSHMEM applications.</p>

Reference Number	Issue
	<p>(Github issue: https://github.com/openucx/ucx/issues/4105)</p> <p>Workaround: Enable strong synchronization by adding <code>-mca spml_ucx_strong_sync 2</code> parameter to <code>oshrun</code> command.</p> <p>Keywords: Adaptive Routing, AR, OpenSHMEM, OSHMEM</p> <p>Discovered in Version: 2.5 (OpenSHMEM 1.4)</p>
-	<p>Description: When UCX requires more memory utilization than the memory space defined in <code>/proc/sys/kernel/shmni</code> file, the following message is printed from UCX: “... total number of segments in the system (%lu) would exceed the limit in <code>/proc/sys/kernel/shmni</code> (= %lu)... please check shared memory limits by <code>'ipcs -l'</code>”.</p> <p>Workaround: Follow the instructions in the error message above and increase the value of shared memory segments in <code>/proc/sys/kernel/shmni</code> file.</p> <p>Keywords: UCX, memory</p> <p>Discovered in Version: 2.1 (UCX 1.3)</p>
1162	<p>Description: UCX currently does not support canceling send requests. (Github issue: https://github.com/openucx/ucx/issues/1162)</p> <p>Workaround: N/A</p> <p>Keywords: UCX</p> <p>Discovered in Version: 2.0</p>
-	<p>Description: UCX job hangs with SocketDirect/MultiHost/SR-IOV.</p> <p>Workaround: Set <code>UCX_IB_ADDR_TYPE=ib_global</code></p> <p>Keywords: UCX</p>
-	<p>Description: As UCX embedded in the HPC-X is compiled with AVX support, UCX cannot be run on hosts without AVX support. In case the AVX is not available, recompile the UCX that is available in the HPC-X with the option: <code>--with-avx=no</code></p> <p>Workaround: Recompile UCX with AVX disabled: <code>\$. /utils/hpcx_rebuild.sh --rebuild-ucx --ucx-extra-config "--with-avx=no"</code></p> <p>Keywords: UCX</p>

Installing and Loading HPC-X

Installing HPC-X

➤ **To install HPC-X:**

1. Extract HPC-X tarball into your current working directory. The general naming scheme is:

```
hpcx-<version>-<compiler>-<doca>-<distro>-<cuda>-<arch>.tbz
```

```
tar -xvf hpcx*.tbz
```

2. Update shell variable of the location of HPC-X installation.

```
$ cd hpcx  
$ export HPCX_HOME=$PWD
```

Building and Running Applications with HPC-X

HPC-X includes Open MPI v4.1.x. The symbolic links *hpcx-init.sh* and *modulefiles/hpcx* point to the default version.

The symbolic links *hpcx-init.sh* and *modulefiles/hpcx* point to the default version (Open MPI v4.1.x).

➤ **To load OpenMPI/OpenSHMEM v4.1.x based package:**

```
% source $HPCX_HOME/hpcx-init.sh  
% hpcx_load  
% env | grep HPCX
```

```

% mpicc $HPCX_MPI_TESTS_DIR/examples/hello_c.c -o
$HPCX_MPI_TESTS_DIR/examples/hello_c
% mpirun -np 2 $HPCX_MPI_TESTS_DIR/examples/hello_c
% oshcc $HPCX_MPI_TESTS_DIR/examples/hello_oshmem_c.c -o
$HPCX_MPI_TESTS_DIR/examples/hello_oshmem_c
% oshrun -np 2 $HPCX_MPI_TESTS_DIR/examples/hello_oshmem_c
% hpcx_unload

```

Building HPC-X with the Intel Compiler Suite

As of version 1.7, HPC-X builds are no longer distributed based on the Intel compiler suite. However, after following the HPC-X deployment example below, HPC-X can subsequently be rebuilt from source with your Intel compiler suite as follows:

```

$ tar xfp ${HPCX_HOME}/sources/openmpi-gitclone.tar.gz
$ cd ${HPCX_HOME}/sources/openmpi-gitclone
$ ./configure CC=icc CXX=icpc F77=ifort FC=ifort --
prefix=${HPCX_HOME}/ompi-icc \
--with-hcoll=${HPCX_HOME}/hcoll \
--with-ucx=${HPCX_HOME}/ucx \
--with-platform=contrib/platform/mellanox/optimized \
2>&1 | tee config-icc-output.log
$ make -j32 all 2>&1 | tee build_icc.log && make -j24 install 2>&1
| tee install_icc.log

```

In the above example, 4 switches are used to specify the compiler suite:

CC:	Specifies the C compiler
CXX:	Specifies the C++ compiler
F77:	Specifies the Fortran 77 compiler
FC:	Specifies the Fortran 90 compiler

Note

We strongly recommend using a single compiler suite whenever possible. Unexpected or undefined behavior can occur when you mix compiler suites in unsupported ways (e.g., mixing Fortran 77 and Fortran 90 compilers between different compiler suite is almost guaranteed not to work.)

In all cases, the Intel compiler suite must be found in your PATH and be able to successfully compile and link non-MPI applications before Open MPI will be able to be built properly.

For rebuilding HPC-X open-source components, please use the helper script as described in "[Rebuilding Open MPI Using a Helper Script](#)" section.

Loading HPC-X Environment from Modules

To load Open MPI/OpenSHMEM v4.1.x based package:



```
% module use $HPCX_HOME/modulefiles
% module load hpcx
% mpicc $HPCX_MPI_TESTS_DIR/examples/hello_c.c -o
$HPCX_MPI_TESTS_DIR/examples/hello_c
% mpirun -np 2 $HPCX_MPI_TESTS_DIR/examples/hello_c
% oshcc $HPCX_MPI_TESTS_DIR/examples/hello_oshmem_c.c -o
$HPCX_MPI_TESTS_DIR/examples/hello_oshmem_c
% oshrun -np 2 $HPCX_MPI_TESTS_DIR/examples/hello_oshmem_c
% module unload hpcx
```

HPC-X Environments

Starting from version 2.1, HPC-X toolkit is provided with a set of environments. You are to select the environment that meets your needs best.

- **HPC-X with CUDA® support** - `hpcx`

Note

Cuda support in SLES 11, RHEL 6 and RHEL OSs lower than 7.4 with PPC arch is no longer available.

This is the default option which is optimized for best performance for the single-thread mode. This option supports both GPU and non-GPU setups.

Note

Starting with CUDA 11.0, the minimum recommended GCC compiler is at least GCC 5 due to C++11 requirements in CUDA libraries e.g. cuFFT and CUB.

- **HPC-X with multi-threading support** - `hpcx-mt` This option enables multi-threading support in all of the HPC-X components. Use this module for multi-threaded MPI applications.

- **HPC-X for profiling** - `hpcx-prof`

This option enables UCX compiled with profiling information.

- **HPC-X for debug** - `hpcx-debug`

This option enables UCX/HCOLL/SHARP compiled in debug mode.

- **HPC-X stack** - `hpcx-stack`

This environment contains all the libraries that 'Vanilla HPCX' has, except for OMPI.

Note

When HPC-X is launched with Open MPI without a resource manager job environment (slurm,pbs, etc.), or when it is launched from a compute node, the default rsh/ssh-based launcher will be used. This launcher does not propagate environment variables to the compute nodes. Thus, it is important to ensure the propagation of LD_LIBRARY_PATH variable from HPC-x is done as follows.

```
mpirun -x LD_LIBRARY_PATH -np 2 -H host1,host2  
$HPCX_MPI_TESTS_DIR/examples/hello_c
```

i Note

Note that only one of the environments can be loaded to be run.

For information on how to load and use the additional environments, please refer to the HPC-X README file (embedded in the HPC-X package).

Running, Configuring and Rebuilding HPC-X

The sources for SHMEM and OMPI can be found at `$HPCX_HOME/sources/`.

Please refer to `$HPCX_HOME/sources/` and HPC-X README file for more information on building details.

Profiling MPI API Application with IPM

To profile MPI API



```
$ export IPM_KEYFILE=$HPCX_IPM_DIR/etc/ipm_key_mpi
$ export IPM_LOG=FULL
$ export LD_PRELOAD=$HPCX_IPM_DIR/lib/libipm.so
$ mpirun -x LD_PRELOAD <...>
$ $HPCX_IPM_DIR/bin/ipm_parse -html outfile.xml
```

For further details on profiling MPI API, please refer to: <http://ipm-hpc.org/>

The NVIDIA®-supplied version of IPM contains an additional feature (Barrier before Collective), not found in the standard package, that allows end users to easily determine the extent of application imbalance in applications which use collectives. This feature instruments each collective so that it calls `MPI_Barrier()` before calling the collective operation itself. Time spent in this `MPI_Barrier()` is not counted as communication time, so by running an application with and without the Barrier before Collective feature, the extent to which application imbalance is a factor in performance can be assessed.

The instrumentation can be applied on a per-collective basis, and is controlled by the following environment variables:

```
$ export IPM_ADD_BARRIER_TO_REDUCE=1
$ export IPM_ADD_BARRIER_TO_ALLREDUCE=1
$ export IPM_ADD_BARRIER_TO_GATHER=1
$ export IPM_ADD_BARRIER_TO_ALL_GATHER=1
$ export IPM_ADD_BARRIER_TO_ALLTOALL=1
$ export IPM_ADD_BARRIER_TO_ALLTOALLV=1
$ export IPM_ADD_BARRIER_TO_BROADCAST=1
$ export IPM_ADD_BARRIER_TO_SCATTER=1
$ export IPM_ADD_BARRIER_TO_SCATTERV=1
$ export IPM_ADD_BARRIER_TO_GATHERV=1
$ export IPM_ADD_BARRIER_TO_ALLGATHERV=1
$ export IPM_ADD_BARRIER_TO_REDUCE_SCATTER=1
```

By default, all values are set to '0'.

Rebuilding Open MPI

Rebuilding Open MPI Using a Helper Script

The `$HPCX_ROOT/utils/hpcx_rebuild.sh` script can rebuild OMPI and UCX from HPC-X using the same sources and configuration. It also takes into account HPC-X's environments: vanilla, MT and CUDA.

For details, run:

```
$HPCX_ROOT/utils/hpcx_rebuild.sh --help
```

Rebuilding Open MPI from HPC-X Sources

HPC-X package contains Open MPI sources that can be found in `$HPCX_HOME/sources/` folder. Further information can be found in HPC-X README file.

➤ *To build Open MPI from sources:*

```
$ HPCX_HOME=/path/to/extracted/hpcx
$ ./configure --prefix=${HPCX_HOME}/hpcx-mpi
                --with-hcoll=${HPCX_HOME}/hcoll \ --with-
ucx=${HPCX_HOME}/ucx \
                --with-platform=contrib/platform/mellanox/optimized \
                --with-slurm --with-pmix
$ make -j9 all && make -j9 install
```

Open MPI and OpenSHMEM are pre-compiled with UCX and HCOLL, and use them by default.

If HPC-X is intended to be used with SLURM PMIx plugin, Open MPI should be built against external PMIx, Libevent and HWLOC and the same Libevent and PMIx libraries should be used for both SLURM and Open MPI.

Additional configuration options:

```
--with-pmix=<path-to-pmix>
--with-libevent=<path-to-libevent>
--with-hwloc=<path-to-hwloc>
```

Running MPI with HCOLL

Note

HCOLL is disabled by default in HPC-X.

- Running with default HCOLL configuration parameters:

```
$ mpirun -mca coll_hcoll_enable 1 -x HCOLL_MAIN_IB=mlx4_0:1  
<...>
```

- Running OSHMEM with HCOLL:

```
% oshrun -mca scoll_mpi_enable 1 -mca scoll basic,mpi -mca  
coll_hcoll_enable 1 <...>
```

Direct Launch of Open MPI and OpenSHMEM using SLURM 'srun'

The default HPC-X is not built with SLURM support. In order to use a direct launch with srun, rebuild the OpenMPI or HPC-X with the slurm version installed on the system:

- Open MPI:

```
`env <MPI/OSHMEM-application-env> srun --mpi={pmi2|pmix}  
<srun-args> <mpi-app-args>`
```

Note

All Open MPI/OpenSHMEM parameters that are supported by the *mpirun/oshrun* command line can be provided through environment variables using the following rule:

```
"-mca <param_name> <param-val>" => "export  
OMPI_MCA_<param_name>=<param-val>"
```

For example an alternative to *"-mca coll_hcoll_enable 1"* with *'mpirun'* is

```
"export OMPI_MCA_coll_hcoll_enable=1" with 'srun '
```

HCOLL

Overview

To meet the needs of scientific research and engineering simulations, supercomputers are growing at an unrelenting rate. As supercomputers increase in size from mere thousands to hundreds-of-thousands of processor cores, new performance and scalability challenges have emerged. In the past, performance tuning of parallel applications could be accomplished fairly easily by separately optimizing their algorithms, communication, and computational aspects. However, as systems continue to scale to larger machines, these issues become co-mingled and must be addressed comprehensively.

Collective communications execute global communication operations to couple all processes/nodes in the system and therefore must be executed as quickly and as efficiently as possible. Indeed, the scalability of most scientific and engineering applications is bound by the scalability and performance of the collective routines employed. Most current implementations of collective operations will suffer from the effects of systems noise at extreme-scale (system noise increases the latency of collective operations by amplifying the effect of small, randomly occurring OS interrupts during collective progression.) Furthermore, collective operations will consume a significant fraction of CPU cycles, cycles that could be better spent doing the meaningful computation.

The two issues of lost CPU cycles and performance loss to the effects of system noise have been addressed by offloading the communications to the host channel adapters (HCAs) and switches. The technologies of SHARP (Scalable Hierarchical Aggregation and Reduction Protocols) and CORE-Direct® (Collectives Offload Resource Engine) provide the most advanced solution available for handling collective operations, thereby ensuring maximal scalability, minimal CPU overhead, and providing the capability to overlap communication operations with computation allowing applications to maximize asynchronous communication.


Additionally, HCOLL contains support for building runtime configurable hierarchical collectives. HCOLL leverages hardware multicast capabilities to accelerate collective operations. In HCOLL, the performance and scalability of the UCX point-to-point library in the form of the "ucx_p2p" BCOL is fully taken advantage of. This enables users to leverage NVIDIA hardware offloads transparently and with minimal effort.

HCOLL is a standalone library that can be integrated into any MPI or PGAS runtime. Support for HCOLL is currently integrated into Open MPI versions 1.7.4 and higher.

HCOLL release currently supports blocking and non-blocking variants of "Allgather", "Allgatherv", "Allreduce", "AlltoAll", "AlltoAllv", "Barrier", and "Bcast".

The following diagram summarizes the HCOLL architecture:

The following diagram shows the HCOLL components and the role that each plays in the acceleration process:



Using HCOLL

i Note

HCOLL is part of the HPC-X software toolkit and does not require any special installation.

Enabling HCOLL in Open MPI

HCOLL is enabled by default with HPC-X. Users can explicitly disable it using the following MCA parameter.

```
%mpirun -np 32 -mca coll_hcoll_enable 0 ./a.out
```

Tuning HCOLL Setting

The default HCOLL settings should be optimal for most systems. To check the available HCOLL parameters and their default values, run the following command after loading HPC-X.

```
% $HPCX_HCOLL_DIR/bin/hcoll_info -all
```

HCOLL parameters are simply environment variables and can be modified in one of the following ways:

- Modify the default HCOLL parameters as part of the *mpirun* command.

```
% mpirun ... -x HCOLL_ML_BUFFER_SIZE=65536
```

- Modify the default HCOLL parameter values from SHELL:

```
% export -x HCOLL_ML_BUFFER_SIZE=65536  
% mpirun ...
```

Selecting Ports and Devices

To select the HCA device

➤ ***and port you would like HCOLL to run over:***

```
-x HCOLL_MAIN_IB=<device_name>:<port_num>
```

Enabling Offloaded MPI Non-blocking Collectives

In order to use hardware offloaded collectives in non-blocking MPI calls (e.g. `MPI_Ibcast()`), set the following parameter

```
-x HCOLL_ENABLE_NBC=1
```

The supported non-blocking MPI collectives are: Note that enabling non-blocking MPI collectives will disable multicast acceleration in blocking MPI collectives.

- `MPI_Ibarrier`
- `MPI_Ibcast`
- `MPI_Iallgather`
- `MPI_Iallreduce` (4b, 8b, SUM, MIN, PROD, AND, OR, LAND, LOR)

Enabling Multicast Accelerated Collectives

HCOLL uses hardware multicast to accelerate certain collective operations. In order to take full advantage of this unique capability, you must first have IPoIB configured on every adapter card/port pair that collective message traffic flows through.

Configuring IPoIB

To configure IPoIB, you need to define an IP address on the IB interface.

1. Use `/usr/bin/ibdev2netdev` to show all IB interfaces.

```
hpchead ~ >ibdev2netdev
mlx4_0 port 1 ==> ib0 (Down)
mlx4_0 port 2 ==> ib1 (Down)
mlx5_0 port 1 ==> ib2 (Down)
mlx5_0 port 2 ==> ib3 (Down)
```

2. Use `/sbin/ifconfig` to get the address information for a specific interface (e.g. `ib0`).

```
hpchead ~ >ifconfig ib0
ifconfig uses the ioctl access method to get the full address
information, which limits
hardware addresses to 8 bytes. Since InfiniBand address has
20 bytes, only the first 8
bytes are displayed correctly.
Ifconfig is obsolete! For replacement check ip.
ib0      Link encap:InfiniBand HWaddr
        A0:04:02:20:FE:80:00:00:00:00:00:00:00:00:00:00:00:00:00:00:00
        inet addr:192.168.1.1 Bcast:192.168.1.255 Mask:255.255.255.0
        BROADCAST MULTICAST MTU:2044 Metric:1
        RX packets:58 errors:0 dropped:0 overruns:0 frame:0
        TX packets:1332 errors:0 dropped:0 overruns:0
carrier:0
        collisions:0 txqueuelen:1024
        RX bytes:3248 (3.1 KiB) TX bytes:80016 (78.1 KiB)
```

Or you can use `/sbin/ip` for the same purpose

```
hpchead ~ >ip addr show ib0
4: ib0: <BROADCAST,MULTICAST> mtu 2044 qdisc mq state DOWN
qlen 1024
    link/infiniband
    a0:04:02:20:fe:80:00:00:00:00:00:00:00:00:02:c9:03:00:21:f9:31 brd
    00:ff:ff:ff:ff:12:40:1b:ff:ff:00:00:00:00:00:00:ff:ff:ff:ff
    inet 192.168.1.1/24 brd 192.168.1.255 scope global ib0-
```

In the example above, the IP is defined (192.168.1.1). If it is not defined, then you can define an IP address now.

Enabling NVIDIA SHARP Software Accelerated Collectives

As of v1.7, HPC-X supports NVIDIA SHARP Software Accelerated Collectives. These collectives are enabled by default if HCOLL v3.5 and above detects that it is running in a supported environment.

To enable NVIDIA SHARP acceleration:



```
-x HCOLL_ENABLE_SHARP=1
```

To disable NVIDIA SHARP acceleration:



```
-x HCOLL_ENABLE_SHARP=0
```

To change the NVIDIA SHARP message threshold:



```
-x HCOLL_BCOL_P2P_ALLREDUCE_SHARP_MAX=<threshold> ( default: tune based on sharp resources)
```

The maximum small message allreduce algorithm runs through SHARP. Messages with a size greater than the above will use SHARP streaming aggregation or fall back to non-SHARP-based algorithms (multicast based or non-multicast based).

For instructions on how to deploy NVIDIA SHARP software in InfiniBand fabric, see NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) Deployment Guide.

Once NVIDIA SHARP software is deployed, you need to only specify the HCA device (`device_name`) and port number (`port_num`) that is connected to the NVIDIA SHARP software tree in the following way:

```
-x HCOLL_MAIN_IB=<device_name>:<port_num>
```

GPU Buffer Support in HCOLL

HCOLL of version ≥ 4.4 supports collective operations over GPU buffers. The supported GPU HW includes NVIDIA® GPUs starting from Tesla K80.

- Minimal SW requirement: CUDA® (version ≥ 9.0).

If CUDA runtime is available during MPI job, HCOLL will automatically enable GPU support. Collective operations that support GPU buffers:

- Allreduce
- Bcast
- Allgather

If some other collective operation API of libhcoll is called with GPU buffer, then the call would return HCOLL_ERROR after the buffer type check.

Recommended Additional SW

- NCCL (version ≥ 2.4).

It is recommended to install libnccl for better performance. If it is not available, HCOLL will print a warning regarding potentially lower performance. The warning can be suppressed by setting “

```
-x HCOLL_CUDA_BCOL=ucx_p2p -x HCOLL_CUDA_SBGp=p2p”.
```

- GPUDirect RDMA nv_peer_mem. If nv_peer_mem module is loaded on all nodes, then Bcast operation over GPU buffers will be optimized with HW Multicast.

The control parameter is `HCOLL_GPU_ENABLE = <0, 1, -1>`

where:

Parameter	Description
0	GPU support disabled. The type of the user buffers' pointers is not checked. In such a case, if the user provides the buffer allocated on GPU, the behavior is undefined.
1	GPU support enabled. The buffer pointer is checked and HCOLL GPU collectives are enabled. This is the default value if the CUDA runtime is available.
-1	Partial GPU support. The buffer pointer is checked and HCOLL falls back to the runtime in the case of GPU buffer.

Limitations

Not all combinations of (OP, DTYPE) are supported for MPI_Allreduce with GPU buffers.

Supported operations:

- SUM
- PROD
- MIN
- MAX

Supported types:

- INT8,16,32,64
- UINT8,16,32,64
- FLOAT16,32,64

Limitations

- As of v4.1 release, HCOLL does not fully support mixed MPI datatypes. In this context, mixed datatypes refers to collective operations where the datatype layout of input and output buffers may be different on different ranks. For example:

For an arbitrary MPI collective operation:

```
MPI_Collective_op( input, count1, datatype-in_i, output,
count2,datatype-out_i, communicator)
```

Where $i = 0, \dots, (\text{number_of_mpi_processes} - 1)$

Mixed mode means when i is not equal to j , $(\text{datatype-in}_i, \text{datatype-out}_i)$ is not necessarily equal to $(\text{datatype-in}_j, \text{datatype-out}_j)$.

Mixed MPI datatypes, in general, can prevent protocol consensus inside HCOLL, resulting in hangs. However, because HCOLL contains a datatype engine with packing and unpacking flows built into the collective algorithms, mixed MPI datatypes will work under the following scenarios:

- - If the packed length of the data (a value all ranks must agree upon regardless of datatype) can fit inside a single HCOLL buffer (the default is (64Kbytes - header_space)), then mixed datatypes will work.
 - If the packed length of $\text{count} * \text{datatype}$ is bigger than an internal HCOLL buffer, then HCOLL will need to fragment the message. If the datatypes and counts are defined on each rank so that all ranks agree on the number of fragments needed to complete the operation, then mixed datatypes will work. Our datatype engine cannot split across primitive types and padding, this may result in non-agreement on the number of fragments required to process the operation. When this happens, HCOLL will hang with some ranks expecting incoming fragments and other believing the operation is complete.
- The environment variable `HCOLL_ALLREDUCE_ZCOPY_TUNE=<static/dynamic>` (default - dynamic) selects the level of automatic runtime tuning of HCOLL's large data allreduce algorithm. "Static" means no tuning is applied at runtime. "Dynamic" - allows HCOLL to dynamically adjust the algorithms radix and zero-copy threshold selection based on runtime sampling of performance.

Note: The "dynamic" mode should not be used in cases where numerical reproducibility is required, as this mode may result in a variation of the floating point reduction result from one run to another due to non-fixed reduction order.

Unified Communication - X Framework Library

Overview

Unified Communication - X Framework (UCX) is an acceleration library, integrated into the Open MPI (as a pml layer) and to OpenSHMEM (as an spml layer) and available as part of HPC-X. It is an open source communication library designed to achieve the highest performance for HPC applications. UCX has a broad range of optimizations for achieving low-software overheads in communication path which allows near native-level performance.

UCX supports receive side tag matching, one-sided communication semantics, efficient memory registration and a variety of enhancements which increase the scalability and performance of HPC applications significantly.

UCX is also highly useful for storage, big-data and cloud domains where client-server based applications are used.

UCX supports:

- InfiniBand transports:
 - Reliable Connected (RC)
 - Unreliable Datagram (UD)
 - Dynamically Connected (DC)
 - Accelerated verbs
 - DPU transport (GGA)



GGA is supported on BlueField-3 SuperNICs and above.

- Shared memory communication, including CMA and XPMEM
- RoCE
- TCP
- CUDA/gdrcopy

For further information on UCX, please refer to <https://github.com/openucx/ucx> and <http://www.openucx.org/>

Supported CPU Architectures

Unified Communication - X Framework (UCX) supported CPU architectures are: x86_64 and aarch64.

Configuring UCX

Note

As of HPC-X v2.1, UCX is set as the default pml for Open MPI, default spml for OpenSHMEM.

Using UCX with OpenMPI

UCX is the default pml in Open MPI and the default spml in OpenSHMEM.

➤ ***To use UCX with Open MPI explicitly:***

```
$mpirun --mca pm1 ucx -mca osc ucx ...
```

➤ **To use UCX with OpenSHMEM explicitly:**

```
$oshrun --mca spml ucx -mca atomic ucx ...
```

Configuring UCX with XPMEM

By default, UCX library embedded within HPC-X is compiled with an open source version of the XPMEM driver. The recommended version of the XPMEM driver is from:

<https://github.com/openucx/xpmem>.

In order to compile UCX with another version of XPMEM, follow the steps below:

1. Make sure your host has XPMEM headers and the userspace library is installed.
2. Untar the UCX sources available inside the \$HPCX_HOME/sources directory, and recompile UCX:

```
% ./autogen.sh
% ./contrib/configure-release --with-xpmem=/path/to/xpmem --
prefix=/path/to/new/ucx/install
% make -j8 install
```

Note: In case the new UCX version is installed in a different location, use LD_LIBRARY_PATH for Open MPI to use the new location:

```
% mpirun -mca pm1 ucx -x
LD_LIBRARY_PATH=/path/to/new/ucx/install/lib:$LD_LIBRARY_PATH
...
```

Note

When UCX is compiled from sources, it can be compiled with tuning for the specific CPU on the system (instead of the default build, which aims to be compatible with a broad range of CPU models).

To accomplish this, please compile UCX with:

```
./contrib/configure-release --enable-optimizations
```

Tuning UCX Settings

The default UCX settings are already optimized for out-of-box performance. To check the available UCX parameters and their default values, run the '\$HPCX_UCX_DIR/bin/ucx_info -f' utility.

To check the UCX version, run:



```
$HPCX_UCX_DIR/bin/ucx_info -v
```

UCX parameters can be modified using one of the following methods:

- Modifying the default UCX parameters value as part of the mpirun:

```
mpirun -x UCX_RC_VERBS_RX_MAX_BUFS=128000 <...>
```

- Modifying the default UCX parameters value from SHELL (when running as part of a resource manager job):

```
export UCX_RC_VERBS_RX_MAX_BUFS=128000
mpirun <...>
```

(when running as part of a resource manager job):

- Selecting the transports to use from the command line:

```
mpirun -mca pm1 ucx -x UCX_TLS=sm,rc_x ...
```

The above command will select pm1 ucx and set its transports for usage, shared memory, and accelerated verbs.

- Excluding specific transports from the command line:

```
mpirun -mca pm1 ucx -x UCX_TLS=^rc ...
```

The above command line will select pm1 ucx and use all its available transports except for rc. The rc transport will be excluded from usage.

Note

As of HPC-X v2.5, shared memory has new transport naming. The available shared memory transports are: posix, sysv and xpmem.

The 'device' name for the shared memory transport is 'memory' (for usage in UCX_SHM_DEVICES).

- When selecting one of the several devices or interfaces in the server, please use the UCX_NET_DEVICES flag to specify which RDMA device you would like to use.

```
$mpirun -mca pm1 ucx -x UCX_NET_DEVICES=mlx5_1:1
```

The above command will select pm1 ucx and set the HCA for usage, mlx5_1, port 1.

- Improving performance at scale by increasing the value of DC initiator QPs (DCI) number used by the interface when using the DC transport:

```
mpirun -mca pm1 ucx -x UCX_TLS=sm,dc_x -x  
UCX_DC_MLX5_NUM_DCI=16
```

In case the DC transport is not available or disabled on a large scale, UCX will fall back to the UD transport.

The RC transport is disabled after 256 established connections. The counter of established connections can be overridden using the UCX_RC_MAX_NUM_EPS environmental parameter.

- Running UCX on a RoCE port, by:
 - Configuring the fabric as lossless (see [RoCE Deployment](#) Community post), and setting UCX_IB_TRAFFIC_CLASS=106.

OR

- Setting the specific port using the UCX_NET_DEVICES environment variable. For example:

```
mpirun -mca pm1 ucx -x UCX_NET_DEVICES=mlx5_0:1
```

- By default, RoCE v2 and IPv4 are used, if available. Otherwise, RoCE v1 with MAC address is used. In order to set a specific RoCE version to use, set UCX_IB_GID_INDEX to the index of the required RoCE version and address type, as reported by “show_gids” command. For example:

```
mpirun -x UCX_NET_DEVICES=mlx5_0:1 -x UCX_TRAFFIC_CLASS=106 -x UCX_IB_GID_INDEX=3
```

- Setting the threshold for using the Rendezvous protocol in UCX:

```
mpirun -mca pm1 ucx -x UCX_RNDV_THRESH=16384
```

By default, UCX will calculate the optimal threshold on its own, but the value can be overwritten using the above environment parameter.

- Setting the threshold for using the zero-copy in UCX:

```
mpirun -mca pm1 ucx -x UCX_ZCOPY_THRESH=16384
```

By default, UCX will calculate the optimal threshold on its own, but the value can be overwritten using the above environment parameter.

- Setting `UCX_IB_ADDR_TYPE=ib_global` when running on GID-based multi-host setup (see also [Single Root IO Virtualization \(SR-IOV\)](#) section below).
- Enabling various optimizations intended for homogeneous environment. Enabling this mode implies that the local transport resources/devices of all entities that connect to each other are the same.

```
UCX_UNIFIED_MODE=y
```

- Using `-x UCX_IB_SUBNET_PREFIX` to filter for the InfiniBand subnet prefix (empty means no filter). This is relevant for IB link layer only. For example, a filter for the default subnet prefix can be specified as follows: fe80:0:0:0.
- Specifying how DC initiator (DCI) is selected by the endpoint with `UCX_DC_MLX5_TX_POLICY=<policy>` (relevant for DC transport only). The policy

options are:

Policy	Description
<code>dc</code>	The endpoint either uses already assigned DCI, or DCI is allocated in a LIFO order and gets released once it has no outstanding operations
<code>dc_quota</code>	Same as "dc". In addition, the DCI is scheduled for release in case it has sent more than one quota and there are endpoints waiting for a DCI. The DCI is released once it completes all outstanding operations. This policy ensures that there will be no starvation among endpoints
<code>rand</code>	Every endpoint is assigned with a randomly selected DCI. Multiple endpoints may share the same DCI
<code>hw_dc</code>	A single DCI that operates as a HW DC queue. The channels are assigned in a round-robin fashion
<code>dc_hybrid</code>	Same as "dc_quota". However, when there are no DCIs available, a dedicated HW DCI is used in the same manner as in "hw_dc" policy

- Using UCX CUDA memory hooks may not work with static building CUDA applications. As a workaround, extend the configuration with the following options:

```
-x UCX_MEMTYPE_CACHE=0 -x  
HCOLL_GPU_CUDA_MEMTYPE_CACHE_ENABLE=0 -x HCOLL_GPU_ENABLE=1
```

- Disabling GPU memory staging protocols and using only `GPUDirectRDMA`, if possible:

```
-x UCX_RNDV_SCHEME=get_zcopy
```

- Running the application on close NUMA nodes:

```
mpirun -mca rmaps_dist_device <HCA name> -mca  
rmaps_base_mapping_policy dist:span
```

- The shared memory new transport naming:

The available shared memory transport names are: posix, sysv and xpmem.

'sm' and 'mm' will include all the three mentioned above.

The 'device' name for the shared memory transport is 'memory' (for usage in UCX_SHM_DEVICES)

- To get more information in case of any error (for troubleshooting purposes), please set the following environment parameter:

```
mpirun -mca pm1 ucx -x UCX_LOG_LEVEL=diag ...
```

- DC full handshake config can be set by the environment variables UCX_DC_MLX5_DCI_FULL_HANDSHAKE, UCX_DC_MLX5_DCI_KA_FULL_HANDSHAKE, UCX_DC_MLX5_DCT_FULL_HANDSHAKE. Possible values are: on / off / auto, with the default being “off”. In auto mode, FH will be used according to the AR config of the SL in use (if the SL is with AR – FH will be used, otherwise – HH).

UCX Features

Hardware Tag Matching

Note

This feature is in maintenance support mode for adapter cards from ConnectX-5 through ConnectX-7 and is unsupported on ConnectX-8 NICs and newer.

Starting ConnectX-5, Tag Matching previously done by the software, can now be offloaded in UCX to the HCA. For MPI applications, sending messages with numeric tags accelerates the processing of incoming messages, leading to better CPU utilization and lower latency for expected messages. In Tag Matching, the software holds a list of matching entries called matching list. Each matching entry contains a tag and a pointer to an application buffer. The matching list is used to steer arriving messages to a specific buffer according to the message tag. The action of traversing the matching list and finding the matching entry is called Tag Matching, and it is performed on the HCA instead of the CPU. This is useful for cases where incoming messages are consumed not in the order they arrive, but rather based on numeric identifier coordinated with the sender.

Hardware Tag Matching avails the CPU for other application needs. Currently, Hardware Tag Matching is supported for the accelerated RC and DC transports (RC_X and DC_X), and can be enabled in UCX with the following environment parameters:

- For the RC_X transport:

```
UCX_RC_MLX5_TM_ENABLE=y
```

- For the DC_X transport:

```
UCX_DC_MLX5_TM_ENABLE=y
```

By default, only messages larger than a certain threshold are offloaded to the transport. This threshold is managed by the “UCX_TM_THRESH” environment variable (its default value is 1024 bytes).

UCX may also use bounce buffers for hardware Tag Matching, offloading internal pre-registered buffers instead of user buffers up to a certain threshold. This threshold is controlled by the UCX_TM_MAX_BB_SIZE environment variable. The value of this variable has to be equal or less than the segment size, and it must be larger than the value of UCX_TM_THRESH to take effect (1024 bytes is the default value, meaning that optimization is disabled by default).

Note

With hardware Tag Matching enabled, the Rendezvous threshold is limited by the segment size, which is controlled by `UCX_RC_MLX5_TM_MAX_BCOPY` or `UCX_DC_MLX5_TM_MAX_BCOPY` variables (for RC_X and DC_X transports, respectively). Thus, the real Rendezvous threshold is the minimum value between the segment size and the value of `UCX_RNDV_THRESH` environment variable.

Note

Hardware Tag Matching for RoCE is not supported.

For further information, refer to [Understanding Tag Matching for Developers](#) post.

Single Root IO Virtualization (SR-IOV)

SR-IOV is a technology that allows a physical PCIe device to present itself multiple times through the PCIe bus. This technology enables multiple virtual instances of the device with separate resources. These virtual functions can then be provisioned separately. Each VF can be seen as an additional device connected to the Physical Function. It shares the same resources with the Physical Function, and its number of ports equals those of the Physical Function.

This feature is supported on ConnectX-5 HCAs and above only. To enable SR-IOV in UCX while it is configured in the fabric, use the following environment parameter:

```
UCX_IB_ADDR_TYPE=ib_global
```

Notes:

- This environment parameter should also be used when running UCX on a fabric with Socket Direct HCA installed. When working with Socket Direct HCAs, make sure Multi-Rail feature is enabled as well (refer to [Multi-Rail](#)).

- SRI-OV is not supported with dc and dc_x transports in UCX.

Adaptive Routing

Adaptive Routing (AR) enables sending messages between two HCAs on different routes, based on the network load. While in static routing, a packet that arrives to the switch is forwarded based on its destination only, in Adaptive Routing, the packet is loaded to all possible ports that the packet can be forwarded to, resulting in the load being balanced between ports, and the fabric adapting to load changes over time. This feature requires support for out-of-order arrival of messages, which UCX has for the RC, rc_x and dc_x transports.

Note

To be able to use Adaptive Routing on the fabric, make sure it is enabled in OpenSM and in the switches.

For RoCE adapters, the option `UCX_IB_AR_ENABLE=<yes/try/auto/no>` enables adaptive routing if the hardware configuration supports it. If set to `yes` and the network does not support it, an error will occur. If set to `try`, any lack of support will be silently ignored. Setting to `no` will force disable it or return an error.

For InfiniBand adapters, the activation is performed with `UCX_IB_SL` and `UCX_IB_AR_ENABLE` options as listed in the table below.

Note

Enabling Adaptive Routing on a certain SL is done according to the following table.

	UCX-IB-AR-ENABLE=yes	UCX-IB-AR-ENABLE=no	UCX-IB-AR-ENABLE=try	UCX-IB-AR-ENABLE=auto
UCX_IB_SL=auto	AR enabled on some SLs	Use 1st SL without AR	Use 1st SL with AR	Use SL=0

	AR enabled on all SLs	U s e S L = 0	F a i l u r e	U s e S L = 0	U s e S L = 0
	AR disabled on all SLs	F a i l u r e	U s e S L = 0	U s e S L = 0	U s e S L = 0
UCX_IB _SL= <sl>	AR enabled on <sl>	U s e S L = < s l >	F a i l u r e	U s e S L = < s l >	U s e S L = < s l >
	AR disabled on <sl>	F a i l u r e	U s e S L = < s l >	U s e S L = < s l >	U s e S L = < s l >

Note

Adaptive routing is not supported for OpenSHMEM applications.

Error Handling

Error Handling enables UCX to handle errors that occur due to algorithms with fault recovery logic. To handle such errors, a new mode was added, guaranteeing an accurate status on every sent message. In addition, the process classifies errors by their origin (i.e. local or remote) and severity, thus allowing the user to decide how to proceed and what would that possibly recovery method be. To use Error Handling in UCX, the user must register with the UCP API (for example, the `ucp_ep_create` API function needs to be addressed).

CUDA GPU

Overview

CUDA environment support in HPC-X enables the use of NVIDIA's GPU memory in UCX and HCOLL communication libraries for point-to-point and collective routines, respectively.

System Requirements

- CUDA v12.0 or higher. For information on how to install CUDA, please refer to NVIDIA documents for [CUDA Toolkit](#).
- For GPUDirect support, need either a recent kernel with dmabuf support or a GPUDirect RDMA driver. For more information, please refer to [DOCA-Host documentation](#).
- To install GPUDirect RDMA driver with DOCA-Host. For more information, please refer to [DOCA-Host documentation](#).
- The optional `gdr-copy` driver optimizes the transfer latency of small messages residing in GPU memory. For information on how to install GDR COPY, refer to its [GitHub webpage](#).

Note

It is important to make sure that the `gdrcopy` driver is installed properly on each of the compute nodes taking part in the MPI job.

To check whether the GDR COPY module is loaded, run:



```
lsmod | grep gdrdrv
```

Multi-Rail

Multi-Rail enables users to use more than one of the active ports on the host, making better use of system resources, and allowing increased throughput. When using Socket Direct cards, the Multi-Rail capability becomes essential.

Each process would be able to use up to the first 4 active ports on the host in parallel (this 4 port limitation is for performance considerations), if the following parameters are set:

For setting the number of active ports to use for the Eager protocol, i.e. for small messages, please set the following parameter:



```
% mpirun -mca pm1 ucx -x UCX_MAX_EAGER_RAILS=4 ...
```

For setting the number of active ports to use for the Rendezvous protocol, i.e. for large messages, please set the following parameter:



```
% mpirun -mca pm1 ucx -x UCX_MAX_RNDV_RAILS=4 ...
```

Possible values for these parameters are 1, 2, 3 and 4. The default values are

```
UCX_MAX_EAGER_LANES =1, and UCX_MAX_RNDV_LANES = 2.
```

i Note

The Multi-Rail feature will be disabled while the Hardware Tag Matching feature is enabled.

i Note

Starting from HPC-X v2.8, multi-rail is also supported out-of-box for the client-server API. To enable or disable it, use the following environment parameter:

```
UCX_CM_USE_ALL_DEVICES=y/n
```

Memory in Chip (MEMIC)

Memory in chip feature allows for using on-device memory for sending messages from the UCX layer. This feature is enabled by default on ConnectX-5 HCAs. It is supported only for the rc_x and dc_x transports in UCX.

The environment parameters that control this feature behavior are:

- UCX_RC_MLX5_DM_SIZE
- UCX_RC_MLX5_DM_COUNT

- UCX_DC_MLX5_DM_SIZE
- UCX_DC_MLX5_DM_COUNT

For more information on these parameters, please refer to the `ucx_info` utility: `%$HPCX_UCX_DIR/bin/ucx_info -f`.

PKey Support

UCX supports the usage of a non-default PKey. In order to specify which PKEY value to use, please set it with the following environment parameter: `UCX_IB_PKEY`.

Valid values are between 0 - 0x7fff.

In an environment where the default PKey is not found, the PKey in index 0 will be used.

Close Protocol

When using the UCX client-server API for connection establishment, it is also possible to have a graceful teardown, i.e a disconnection, between each pair of client and the server it's connected to, at the end of the communication. Either side can be the initiator of the disconnection.

RoCE LAG

UCX now supports RoCE LAG out-of-box.

UCX is now able to detect a RoCE LAG device and automatically create two RDMA connections to utilize the full bandwidth of LAG interface.

For Ethernet packets, the network switch path is usually determined by a hash function on the packet's IP and UDP header fields. In order to force using distinct paths for various switch topologies, it is possible to set "`UCX_ROCE_PATH_FACTOR=n`" environment variable to influence `UDP.source_port` field: the first connection will use "`UDP.source_port=0xC000`", while the second connection will use "`UDP.source_port=0xC000+`".

The default value for UCX_ROCE_PATH_FACTOR is 1. This feature is currently supported for RC transport only.

Flow Control for RDMA Read Operations

This feature is intended to prevent network congestion when many processes send messages to the same destination. To reduce network pressure, the user may limit the number of simultaneously transferred data by setting UCX_RC_TX_NUM_GET_BYTES environment variable to a certain value (e.g. 10MB). In addition, to achieve better pipelining of network transfer and data processing, the user may limit the maximal message size which can be transferred using RDMA Read operation by setting UCX_RC_MAX_GET_ZCOPY environment variable to a certain value (e.g. 64KB).

PCIe Relaxed Ordering Support

UCX supports enabling Relaxed Ordering for PCIe Write transactions in order to improve performance on systems where the PCI bandwidth of relaxed-ordered Writes is higher than that of the default strict-ordered Writes.

The environment variable UCX_IB_PCI_RELAXED_ORDERING can force a specific behavior: “on” enables relaxed ordering; “off” disables it; while “auto” (default) sets relaxed ordering mode based on the system type.

UCX Configuration File

The UCX configuration file enables the user to apply configuration variables set by the user in the \$HPCX_UCX_DIR/etc/ucx/ucx.conf file. A configuration file can be created with initial default values by running

```
"ucx_info -fC > $HPCX_UCX_DIR/etc/ucx/ucx.conf".
```

The values are applied in the following order of precedence:

1. If an environment variable is set explicitly, it overrides the file's configuration.
2. Otherwise, value from \$HPCX_UCX_DIR/etc/ucx/ucx.conf is used if it exists.
3. Otherwise, default (compile-time) value is used.

Note

The configuration file applies settings only to the host where it is located.

Instrumentation and Monitoring FUSE-based Tool

This new functionality enables the user to analyze UCX-based applications in runtime. The tool is based on Filesystem in Userspace (FUSE) interface. If the feature is enabled, a directory for each process using UCX will be created in `/tmp/ucx`. The directory name is the PID of the target process. The process directory contains three sub-directories: UCP, UCT, UCS.

Note

UCX inside HPC-X is built with `--with-fuse3` option by default.

While building, UCX checks for fuse3 library presence and enables building the tool. Once UCX is built, the `ucx_vfs` binary will be created in the install directory and will be used to launch a daemon process and enable UCX-based applications analysis.

You can use the `UCX_VFS_ENABLE` environment variable to control the feature. It is set to 'y' by default. Setting the variable to 'n' disables creating the service thread in user's UCX application.

Requirements

For the feature to function properly, the following is required:

- fuse3 utilities to run the daemon and analyze applications
- fuse3 library to build the tool

Limitations

- `ucx_vfs` daemon must be started before the target processes. Otherwise, if the number of processes exceeds the limit, `fs.inotify.max_user_instances` are increased.
- If the user starts simultaneously more than the maximum allowed number of processes and then starts the daemon, only the first processes that meet the limit will be monitored by the tool.

On-demand Paging (ODP)

On-demand paging mitigates the limitations of memory registration by allowing applications to avoid pinning down physical pages of the address space and tracking mapping validity.

Instead, the Host Channel Adapter (HCA) requests updated translations from the operating system when pages are absent, and the OS invalidates translations affected by non-present pages or mapping alterations.

With ODP, system memory is not locked and therefore is allowed to be swapped out if necessary.

The feature is controlled by `UCX_REG_NONBLOCK_MEM_TYPES` environment variable. UCX supports both ODP versions - ODPv1 and ODPv2. Which ODP version can be used depends on FW version and configuration.

To enable ODPv2 in UCX it is enough to specify `UCX_REG_NONBLOCK_MEM_TYPES=host`.

To enable ODPv1, in addition to setting `UCX_REG_NONBLOCK_MEM_TYPES=host`, `devx` objects creation must be disabled using `UCX_IB_MLX5_DEVX_OBJECTS=""`.

Note

This feature is enabled by default on Grace platforms. On all other platforms it is disabled by default and can be activated using environment variables described above.

Multi-Node NVLINK (MNNVL)

Multi-Node NVLINK (MNNVL) enables NVLINK communication between processes located on different nodes. MNNVL support is disabled by default in UCX. To enable this feature, set the environment variable `UCX_CUDA_IPC_ENABLE_MNNVL=y`.

Additionally, for applications that create endpoints with error handling support, `UCX_RNDV_PIPELINE_ERROR_HANDLING=y` needs to be set.

Note

Setting `UCX_RNDV_PIPELINE_ERROR_HANDLING=y` may result in data corruption during the error handling flow. Once all missing parts of the error handling flow are implemented, this environment variable will be deprecated.

DPU Transport (GGA)

The GGA Transport enables High-Speed Data Transfer between host memory and the DPU's internal memory utilizing the Memory-to-Memory Offload (MMO) acceleration engine.

Global Virtual Address

The Global VA (Global Virtual Address) feature introduces a new memory registration model that registers the entire virtual address space of a process for a given transport. This is particularly useful for InfiniBand transports, where it is implemented using Implicit

On-Demand Paging (ODP). Traditionally, RDMA operations require explicit memory registration, which can lead to significant overhead in large-scale applications. With Global VA, the entire process's virtual address space is registered once, allowing any memory within the process to be accessed without further registrations. Implicit ODP enables the hardware to dynamically handle page faults and map memory as needed, eliminating the need to pin down physical memory. The primary goal of this feature is to reduce the number of memory keys used for RDMA operations, which improves efficiency and scalability.

UCX Utilities

ucx_perftest

A client-server based application which is designed to test UCX's performance and sanity checks.

To run it, two terminals are required to be opened, one on the server side and one on the client side.

The working flow is as follow:

1. The server listens to the request coming from the client.
2. Once a connection is established, UCX sends and receives messages between the two sides according to what the client requested.
3. The results of the communications are displayed.

For further information, run: `$HPCX_HOME/ucx/bin/ucx_perftest -help`.

Examples:

- From the server side, run:

```
$HPCX_HOME/ucx/bin/ucx_perftest
```

- From the client side, run:

```
$HPCX_HOME/ucx/bin/ucx_perftest <server_host_name> -t ucp_am_bw
```

Among other parameters, you can specify the test you would like to run, the message size and the number of iterations.

Generating UCX Statistics for Open MPI/OpenSHMEM

In order to generate statistics, the statistics destination and trigger should be set, and they can optionally be filtered and/or formatted.

- The destination is set by UCX_STATS_DEST environment variable whose values can be one of the following:

Value	Description
<i>empty string</i>	Statistics are not reported
<i>stdout</i>	Print to standard output
<i>stderr</i>	Print to standard error
<i>file:</i> <i><filename></i>	Save to a file. Following substitutions are made: %h: host, %p:pid, %c:cpu, %t: time, %e:exe
<i>udp:<host>[:<port>]</i>	Send over UDP to the given host:port

Example:

```
$ export UCX_STATS_DEST="file:ucx_%h_%e_%p.stats"
$ export UCX_STATS_DEST="stdout"
```

- Trigger is set by UCX_STATS_TRIGGER environment variables. It can be one of the following:

Value	Description	Environment Variable
<i>empty string</i>	Statistics are not reported	
<i>stdout</i>	Print to standard output	
<i>stderr</i>	Print to standard error	
<i>file:</i> <i><filename></i>	Save to a file. Following substitutions are made: %h: host, %p:pid, %c:cpu, %t: time, %e:exe	
<i>udp:<host>[:<port>]</i>	Send over UDP to the given host:port	
<i>exit</i>	Dump statistics just before exiting the program	
<i>timer:</i> <i><interval></i>	Dump statistics periodically, interval is given in seconds	
signal: <i><signo></i>	Dump when processes signaled	

Example:

```
$ export UCX_STATS_TRIGGER=exit
$ export UCX_STATS_TRIGGER=timer:3.5
```

- It is possible to filter the counters in the report using the UCX_STATS_FILTER environment parameter. It accepts a comma-separated list of glob patterns specifying counters to display. Statistics summary will contain only the matching

counters. The order is not meaningful. Each expression in the list may contain any of the following options:

Value	Description	E n v i r o n m e n t V a r i a b l e	D e s c r i p t i o n	E n v i r o n m e n t V a r i a b l e	D e s c r i p t i o n
<i>empty string</i>	Statistics are not reported				
<i>stdout</i>	Print to standard output				
<i>stderr</i>	Print to standard error				
<i>file:</i> <i><filename></i>	Save to a file. Following substitutions are made: %h: host, %p:pid, %c:cpu, %t: time, %e:exe				
<i>udp:<host></i> <i>[:<port>]</i>	Send over UDP to the given host:port				
<i>exit</i>	Dump statistics just before exiting the program				
<i>timer:</i> <i><interval></i>	Dump statistics periodically, interval is given in seconds				
signal: <i><signo></i>	Dump when processes signaled				
*	Matches any number of any characters including none (prints a full report)				
?	Matches any single character				
[abc]	Matches one character given in the bracket				
[a-z]	Matches one character from the range given in the bracket				

More information about this parameter can be found at:

<https://github.com/openucx/ucx/wiki/Statistics> It is possible to filter the counters in the report using the UCX_STATS_FILTER environment parameter. It accepts a comma-separated list of glob patterns specifying counters to display. Statistics summary will contain only the matching counters. The order is not meaningful. Each expression in the list may contain any of the following options:

- It is possible to control the formatting of the statistics using the UCX_STATS_FORMAT parameter:

Value	Description	Environment Variable	Description	Environment Variable	Description
<i>empty string</i>	Statistics are not reported				
<i>stdout</i>	Print to standard output				
<i>stderr</i>	Print to standard error				
<i>file:</i> <i><filename></i>	Save to a file. Following substitutions are made: %h: host, %p:pid, %c:cpu, %t: time, %e:exe				
<i>udp:</i> <i><host>[:<port>]</i>	Send over UDP to the given host:port				
<i>exit</i>	Dump statistics just before exiting the program				
<i>timer:</i> <i><interval></i>	Dump statistics periodically, interval is given in seconds				

signal: <signo>	Dump when processes signaled
*	Matches any number of any characters including none (prints a full report)
?	Matches any single character
[abc]	Matches one character given in the bracket
[a-z]	Matches one character from the range given in the bracket
<i>full</i>	Each counter will be displayed in a separate line
<i>agg</i>	Each counter will be displayed in a separate line. However, there will also be an aggregation between similar counters
summary	All counters will be printed in the same line

Note

The statistics feature is only enabled when UCX is compiled with the *enable-stats* flag. This flag is set to 'No' by default. Therefore, in order to use the statistics feature, please recompile UCX using the contrib/configure-prof file, or use the 'debug' version of UCX, which can be found in \$HPCX_UCX_DIR/debug:

```
$ mpirun -mca pml ucx -x
LD_PRELOAD=$HPCX_UCX_DIR/debug/lib/libucp.so ...
```

Please note that recompiling UCX using the aforementioned methods may impact the performance.

When there are several devices or interfaces in the server, please use the UCX_NET_DEVICES flag to specify which RDMA device you would like to use.

Unified Collective Communication (UCC)

Unified Collective Communication (UCC) was codesigned with industry partners for PyTorch-based deep learning recommender model training on multi-rail GPU platforms. UCC has been specifically designed and implemented for high-performance PGAS applications and runtimes. It serves as a drop-in replacement for HCOLL and will gradually assume the role of default collective library once UCC fully implements the range of HCOLL's hierarchical algorithms.

For further information on what UCC is and how to use it, please see <https://github.com/openucx/ucc>

Please see UCC PyTorch integration layer, Torch_UCC at https://github.com/facebookresearch/torch_ucc

Note

UCC is supported in both Open MPI and OSHMEM. However, it is not enabled by default.

- To enable it in Open MPI, set `-mca coll_ucc_enable` to 1.
- To enable it in OSHMEM, set `-mca coll_scoll_enable` to 1.

TL/UCP Special Service Worker

This feature enables the use of a separate UCX/UCP worker for performing the service collectives, which are invoked internally during setup. For example, service collectives can be set to use TCP only, while regular collectives may use InfiniBand.

The feature can be enabled by setting the UCC environment variable as follows:

```
UCC_TL_UCP_SERVICE_WORKER=1 .
```

You may pass the UCX configuration for the service worker using the "UCC_TL_UCP_SERVICE_" prefix. For example:

```
UCC_TL_UCP_SERVICE_NET_DEVICES=m1x5_0:1
```

For further UCC options, run `ucc_info -f`

Out-Of-Box Native GPU Allreduce

This feature enables UCC library to detect the NVIDIA NVLink topology and select the best GPU-based algorithms for supported collectives (Allgather/v, Reducescatter/v).

To view the NVLink topology, run `nvidia-smi topo -m`

To activate this feature, make sure to enable the hierarchical component in UCC using the UCC_CLS environment variable as follows:

```
UCC_CLS=basic,hier .
```

To view all available UCC items and options, run `ucc_info -f`

Data Type Support in CUDA Executor Component (EC)

This feature enables out-of-box support for all datatypes and reduction operations for UCC collectives for GPUs.

Supported datatypes: float32, float64, float32_complex, float64_complex, unsigned and signed int8, int16, int32, int64.

Supported reduction operations: sum, prod, avg, min, max, and, bitwise and, or, bitwise or, xor, bitwise xor.

EC/CUDA One-shot Kernel with Cooperative Launch

This feature improves GPU collective performance by utilizing the CUDA cooperative launch feature. It enables the use of a single CUDA kernel for CUDA operations in UCC GPU collectives.

This feature can be activated by enabling the UCC environment variable `UCC_EC_CUDA_USE_COOPERATIVE_LAUNCH` as follows:

```
UCC_EC_CUDA_USE_COOPERATIVE_LAUNCH=1
```

CPU/GPU Bcast

This feature implements the MCAST Bcast algorithm in UCC, which is disabled by default. To activate the algorithm, users must configure the following environment variables:

- `-x UCC_TL_MLX5_MCAST_NET_DEVICE=<HCA>` (e.g., `mlx5_0:1`)
- `-x UCC_TL_MLX5_MCAST_ENABLE=1` (Enables MCAST algorithms in TL_MLX5)
- `-x UCC_TL_MLX5_MIN_TEAM_SIZE=N` (Where N is greater than or equal to 2 and less than or equal to the number of processes in the job)
- `-x UCC_TL_MLX5_TUNE=inf` (Sets the maximum priority for all MLX5 algorithms)

Additionally, users should adjust the following Open MPI variables:

- `-x OMPI_UCC_CL_BASIC_TLS=^sharp,ncc1`
- `-x OMPI_UCC_CL_HIER_NODE_LEADERS_SBGPG_TLS=^sharp,ncc1,shm,cuda`

Alternatively, users can customize the algorithm tuning for specific memory types by configuring the `UCC_TL_MLX5_TUNE` variable:

- `-x UCC_TL_MLX5_TUNE=bcast:host:inf#cuda,cuda_managed:0` (Sets maximum priority for Bcast algorithms for host memory and disables MLX5 for cuda and cuda managed memory).

PGAS Shared Memory Access

Overview

The Shared Memory Access (SHMEM) routines provide low-latency, high-bandwidth communication for use in highly parallel scalable programs. The routines in the SHMEM Application Programming Interface (API) provide a programming model for exchanging data between cooperating parallel processes. The SHMEM API can be used either alone or in combination with MPI routines in the same parallel program.

The SHMEM parallel programming library is an easy-to-use programming model which uses highly efficient one-sided communication APIs to provide an intuitive global-view interface to shared or distributed memory systems. SHMEM's capabilities provide an excellent low-level interface for PGAS applications.

A SHMEM program is of a single program, multiple data (SPMD) style. All the SHMEM processes, referred to as processing elements (PEs), start simultaneously and run the same program. Commonly, the PEs perform computation on their own sub-domains of the larger problem, and periodically communicate with other PEs to exchange information on which the next communication phase depends.

The SHMEM routines minimize the overhead associated with data transfer requests, maximize bandwidth, and minimize data latency (the period of time that starts when a PE initiates a transfer of data and ends when a PE can use the data).

SHMEM routines support remote data transfer through:

- “*put*” operations - data transfer to a different PE
- “*get*” operations - data transfer from a different PE, and remote pointers, allowing direct references to data objects owned by another PE

Additional supported operations are collective broadcast and reduction, barrier synchronization, and atomic memory operations. An atomic memory operation is an atomic read-and-update operation, such as a fetch-and-increment, on a remote or local data object.

SHMEM libraries implement active messaging. The sending of data involves only one CPU where the source processor puts the data into the memory of the destination processor. Likewise, a processor can read data from another processor's memory without interrupting the remote CPU. The remote processor is unaware that its memory has been read or written unless the programmer implements a mechanism to accomplish this.

HPC-X Open MPI/OpenSHMEM

HPC-X Open MPI/OpenSHMEM programming library is a one-side communications library that supports a unique set of parallel programming features including point-to-point and collective routines, synchronizations, atomic operations, and a shared memory paradigm used between the processes of a parallel programming application.

HPC-X OpenSHMEM is based on the API defined by the [OpenSHMEM.org](https://www.openshmem.org) consortium. The library works with the OpenFabrics RDMA for Linux stack (DOCA-Host), and also has the ability to utilize UCX (Unified Communication - X) and HCOLL, providing an unprecedented level of scalability for SHMEM programs running over InfiniBand.

Running HPC-X OpenSHMEM

Running HPC-X OpenSHMEM with UCX

Unified Communication - X Framework (UCX) is a new acceleration library, integrated into the Open MPI (as a pml layer) and to OpenSHMEM (as an spml layer) and available as part of HPC-X. It is an open source communication library designed to achieve the highest performance for HPC applications. UCX has a broad range of optimizations for achieving low-software overheads in communication path which allow near native-level performance.

UCX supports receive side tag matching, one-sided communication semantics, efficient memory registration and a variety of enhancements which increase the scalability and performance of HPC applications significantly.

UCX supports the following transports:

- InfiniBand transports:
 - Unreliable Datagram (UD)
 - Reliable connected (RC)
 - Dynamically Connected (DC)

- Accelerated verbs
- Shared Memory communication with support for KNEM, CMA and XPMEM
- RoCE
- TCP

For further information on UCX, please refer to: <https://github.com/openucx/ucx> and <http://www.openucx.org/>

Enabling UCX for HPC-X OpenSHMEM Jobs

UCX is the default spml starting from HPC-X v2.1. For older versions of HPC-X, add the following MCA parameter to the oshrun command line:

```
-mca spml ucx
```

All the UCX environment parameters can be used in the same way with oshrun, as well as with mpirun. For the complete list of the UCX environment parameters, please run:

```
$HPCX_UCX_DIR/bin/ucx_info -f
```

Developing Application using HPC-X OpenSHMEM together with MPI

The SHMEM programming model can provide a means to improve the performance of latency-sensitive sections of an application. Commonly, this requires replacing MPI send/recv calls with *shmem_put/shmem_get* and *shmem_barrier* calls. The SHMEM programming model can deliver significantly lower latencies for short messages than traditional MPI calls. An alternative to *shmem_get/shmem_put* calls can also be considered the MPI-2 MPI_Put/ MPI_Get functions.

An example of MPI-SHMEM mixed code:

```

/* example.c */

#include <stdlib.h>
#include <stdio.h>
#include "shmem.h"
#include "mpi.h"
int main(int argc, char *argv[])
{
    MPI_Init(&argc, &argv);
    start_pes(0);

    {
        int version = 0;
        int subversion = 0;
        int num_proc = 0;
        int my_proc = 0;
        int comm_size = 0;
        int comm_rank = 0;
        MPI_Get_version(&version, &subversion);
        fprintf(stdout, "MPI version: %d.%d\n", version, subversion);
        num_proc = _num_pes();
        my_proc = _my_pe();
        fprintf(stdout, "PE#%d of %d\n", my_proc, num_proc);
        MPI_Comm_size(MPI_COMM_WORLD, &comm_size);
        MPI_Comm_rank(MPI_COMM_WORLD, &comm_rank);
        fprintf(stdout, "Comm rank#%d of %d\n", comm_rank, comm_size);
    }
    return 0;
}

```

HPC-X® OpenSHMEM Tunable Parameters

HPC-X® OpenSHMEM uses Modular Component Architecture (MCA) parameters to provide a way to tune your runtime environment. Each parameter corresponds to a specific function. The following are parameters that you can change their values to change the application's function:

- memheap - controls memory allocation policy and thresholds
- scoll - controls HPC-X OpenSHMEM collective API threshold and algorithms
- spml - controls HPC-X OpenSHMEM point-to-point transport logic and thresholds
- atomic - controls HPC-X OpenSHMEM atomic operations logic and thresholds
- shmem - controls general HPC-X OpenSHMEM API behavior

➤ **To display HPC-X OpenSHMEM parameters:**

1. Print all available parameters. Run:

```
% oshmem_info -a
```

2. Print HPC-X OpenSHMEM specific parameters. Run:

```
% oshmem_info --param shmem all
% oshmem_info --param memheap all
% oshmem_info --param scoll all
% oshmem_info --param spml all
% oshmem_info --param atomic all
```

(i) Note

It is required to drop_caches on all test machines before running OpenSHMEM application and/or benchmarks in order to free memory:

```
echo 3 > /proc/sys/vm/drop_caches
```

OpenSHMEM MCA Parameters for Symmetric Heap Allocation

SHMEM memheap size can be modified by adding the SHMEM_SYMMETRIC_HEAP_SIZE parameter to the oshrun file. The default heap size is 256M.

➤ **To run SHMEM with memheap size of 64M. Run:**

```
% oshrun -x SHMEM_SYMMETRIC_HEAP_SIZE=64M -np 512 -mca  
mpi_paffinity_alone 1 --map-by node -display-map -hostfile  
myhostfile example.exe
```

Memheap can be allocated with the following methods:

- sysv - system V shared memory API. Allocation with hugepages is currently not supported
- verbs - IB verbs allocator is used
- mmap - mmap() is used to allocate memory
- ucx - used to allocate and register memory via the UCX library

By default HPC-X OpenSHMEM will try to find the best possible allocator. The priority is verbs, sysv, mmap and ucx. It is possible to choose a specific memheap allocation method by running `-mca sshmem <name>`

Parameters Used to Force Connection Creation

Commonly, SHMEM creates connection between PE lazily. That is at the sign of the first traffic.

To force connection creating during startup:



- Set the following MCA parameter.

```
mca shmem_preconnect_all 1
```

Memory registration (ex: infiniband rkeys) information is exchanged between ranks during startup.

➤ ***To enable on-demand memory key exchange:***

Set the following MCA parameter.

```
mca shmalloc_use_modex 0
```

OpenSHMEM MCA Parameters for shmem_quiet, shmem_fence and shmem_barrier_all

Default synchronization algorithms of OSHMEM may be tuned by `spml_ucx_strong_sync` parameter:

0 - don't do strong synchronization (default)

1 - use non-blocking get

2 - use blocking get

3 - use flush operation

ClusterKit

Introduction

ClusterKit is a multipurpose node assessment tool for high-performance clusters, aimed at conducting the following tests:

- **General Assessments:** Latency, bandwidth, effective bandwidth, memory bandwidth, ordered ring bandwidth, and random ring bandwidth
- **GPU Communication Tests:** Memory bandwidth, GPU-GPU latency and bandwidth, GPU-Host latency and bandwidth, and NCCL bandwidth and latency
- **Collective Evaluations:** Barrier, allreduce, broadcast, alltoall, and NCCL
- **Bisectional Bandwidth**
- **CPU/GPU Stress**

ClusterKit Requirements

- It is recommended to install ClusterKit on a shared directory.
- If such directory does not exist - make sure that all scripts are available on all the hosts in the exact same directory.
- SLURM or passwordless ssh connectivity across the hosts.

Running ClusterKit

Selecting Nodes

With SLURM

No additional action required.

Without SLURM

- Create a hostfile with hostnames or IP addresses of the servers.
- The `hostfile.txt` should contain an ordered, newline-separated list of all host names as used in ssh - see [mpirun manpage](#) for more details

Basic Options

The primary method for running ClusterKit is through the wrapper script `clusterkit.sh`. `HPCX_CLUSTERKIT_DIR` environment variable should point to the ClusterKit directory, which should happen automatically if HPC-X is correctly initialized:

```
$HPCX_CLUSTERKIT_DIR/bin/clusterkit.sh [-f hostfile] [--ssh] [--hca_list "HCAs to use"] [--ppn <num>] [--map-by node|core|socket] [--mpi_opt "mpirun options"] [--exe_opt "clusterkit options"]
```

where:

-f	hostfile for running w/o SLURM
--ssh	Used for launching processes (default autoselect)
--hca_list	Provides a list of HCAs to use, passed to UCX (see DOCA documentation)
--ppn	Launches number of processes per node core socket (see --map-by)
--map-by node core socket	Runs given number of processes per resource
--mpi_opt	Passes additional options to mpirun (see mpirun manpage)
--exe_opt	Passes additional options to clusterkit binary (run \$HPCX_CLUSTERKIT_DIR/bin/clusterkit --help for possible options)

The default is to run bandwidth and latency pairwise tests. To select a specific test, use **--exe_opt "-d <test1> -d <test2> ..."**

Additional options mentioned below should be passed directly to **clusterkit** binary with **--exe_opt** option of clusterkit.sh wrapper.

ClusterKit Evaluation Logic for Pairwise Tests

Certain tests in ClusterKit are pairwise, meaning there is a specific logic for processing their results, as described below.

For each particular type of test, ClusterKit repeats it a number of times across appropriate population of ranks, using given message sizes (default or specified) and collects performance statistics.

In *pairwise* experiments and *FULL* test mode, ClusterKit repeats the experiment on pairs it selects in each round.

- For a system with n nodes, there can be up to $n(n-1)/2$ distinct pairs, allowing for $n/2$ communicating pairs to be tested simultaneously.
- ClusterKit operates over $n-1$ rounds, selecting a different destination for the same source in each pair.

A 'tolerance' is a specified percentage derived from the extreme values of the observed performance distribution, used to characterize a component's performance as 'unacceptable.'

- Message latencies that are 2.1 times (by default) above the minimum are considered 'bad.'
- Message bandwidths (BW) less than 93% (by default) of the maximum are also deemed 'bad.'
- Different values can be supplied.

Pairs whose performance falls outside the tolerance are selected to participate in subsequent evaluation rounds for re-testing. In each subsequent round, the total number of pairs is halved. In the final round, pairs that continue to perform outside the tolerance are declared definitively 'bad.'

The `-x` option for the ClusterKit binary disables the retesting logic, causing ClusterKit to test all possible pairs once and then stop.

In pairwise experiments conducted in QUICK mode, $n/2$ communicating pairs go through one round of evaluation. To run in QUICK mode, pass `-q` (`--quick`) to the

ClusterKit binary.

In CUSTOM mode, we specify the pairs to test in each round using an input file.

CUSTOM Mode

To run a *pairwise* test in *CUSTOM* mode, pass `-f <file> (--fromfile=<file>)` to the ClusterKit binary.

The file consists of lines, with each line formatted as:

```
<round_num> <node_1> <node_2>
```

All pairs (links between `<node_1>` and `<node_2>`) with the same `<round_num>` will be tested in parallel. `<round_num>` should be in non-descending order. For example:

```
1 machine02 machine10
1 machine03 machine07
2 machine02 machine03
```

This will test (machine02, machine10) and (machine03, machine07) in round 1 and (machine02, machine03) in round 2.

Accounting for Oversubscription

While performing a bandwidth test (a pairwise test), ClusterKit assesses each link to determine if it is 'bad' (i.e., has too low bandwidth) and needs to be retested. This assessment is made by comparing the measured bandwidth of a specific link with the highest bandwidth among all links. In a network topology with oversubscription, the bandwidth of links going through multiple TOR switches may be lower than that of a link within a single TOR. This occurs when the total uplink bandwidth is less than the total bandwidth from the TOR switch to the connected nodes. The total bandwidth available for communication between nodes connected to different TORs is limited by the lowest uplink bandwidth of the two TOR switches involved. The ratio of total downlink bandwidth to total uplink bandwidth is referred to as the oversubscription ratio.

ClusterKit can account for oversubscription using a topology information file. Use the `--topo-file <topofile>` option with the ClusterKit binary to enable this feature. The format of the topology information file is:

```
<scope_name>, <scope_num>, <oversubscription_factor>
```

`<scope_name>` and `<scope_num>` should match those in the `scope_info` file (see SCOPED tests). The `<oversubscription_factor>` is a floating-point number.

When assessing whether a link is ‘bad’ with this feature enabled, the link is considered ‘bad’ if its measured bandwidth is lower than the maximum measured bandwidth divided by the oversubscription ratio.

SCOPED Tests

Several tests (including collective tests and the bisectional bandwidth test) utilize the concept of a scope. A scope is defined as a set of nodes, and the `scope_info` file is used to define these scopes. The purpose of scoped tests is to analyze how similar sets of nodes (such as all nodes in a single rack) behave and whether there are differences among them.

The `-S <file>` or `--scope_info=<file>` option for the ClusterKit binary is used to specify the `scope_info` file. The format of this file consists of comma-separated lines with three fields:

```
host, scope_name, scope_num
```

The `<scope_name>` and `<scope_num>` pairs should be consistent throughout the entire file. For example:

```
node01, scope1, 1  
node02, scope1, 1  
node03, scope2, 2
```

```
node04, scope2, 2
```

This `scope_info` file specifies two scopes, each containing two nodes: node01 and node02 belong to scope1, while node03 and node04 belong to scope2.

Running Stress Tests

This feature enables stress testing of the CPU and GPU while conducting other ClusterKit tests. Stress testing means placing a potentially high load (and thus high power consumption) on the CPU and/or GPU during these tests.

To run stress tests, use the `--with-stress[=<STRESS_TYPES>]` option with the ClusterKit binary. `<STRESS_TYPES>` (optional) is a comma-separated list of "cpu," "gpu," or "all." The default is "all," which stresses both the CPU and GPU if available. The `-Y <TEST_TIME>` option specifies the time in minutes for the tests. If the tests finish earlier than the specified `<TEST_TIME>`, they will re-run. If the `-Y` option is not provided, each test will execute only once.

Note

When executing tests alongside stress tests, results may vary significantly due to the load on the CPU and GPU caused by stress testing.

Note

CPU stress testing on RHEL 7 does not support AVX512; therefore, stress testing CPUs that support AVX512 on RHEL 7 may not be fully effective. A corresponding warning will be issued when starting ClusterKit on RHEL 7.

Test Descriptions and Options

i Note

All command-line options mentioned in the test descriptions are applicable to the ClusterKit binary (see [Running ClusterKit](#)).

Pairwise Tests

Bandwidth Test (-d bw)

The bandwidth test utilizes nonblocking `MPI_Isend` and `MPI_Irecv` calls.

Options:

- **Iterations:** `-b<iters>`, `--biters=<iters>` (Default: 16)
- **Message Size:** `-B<size>`, `--bsize=<size>` (Default: 32 MB)
- **Unidirectional:** `-U`, `--unidirectional` (send data in one direction only; default is bidirectional)
- **Tolerance:** `-u <tol>`, `--btol=<tol>` (specify tolerance - see [ClusterKit Evaluation Logic for Pairwise Tests](#))

Latency Test (-d lat)

The latency test is performed with a series of `MPI_Send` and `MPI_Recv` calls, where one partner sends a message to the other, which then sends a message back. This process is repeated `<iters>` times.

Options:

- **Iterations:** `-l<iters>`, `--liters=<iters>` (Default: 1024)
- **Message Size:** `-L<size>`, `--lsize=<size>` (Default: 0 Bytes)

- **Tolerance:** `-t <tol>`, `--ltol=<tol>` (specify tolerance - see [ClusterKit Evaluation Logic for Pairwise Tests](#))

GPU-GPU Latency Test (-d gpu_gpu_lat)

Measures latency of GPU-to-GPU communication with `MPI_IRecv` and `MPI_IRecv`.

Options:

- **Iterations:** `-k`, `--gpulati=<iters>` (Default: 1024)
- **Message Size:** `-K`, `--gpulats=<size>` (Default: 0 Bytes)
- **Tolerance:** `-t <tol>`, `--ltol=<tol>` (specify tolerance - see [ClusterKit Evaluation Logic for Pairwise Tests](#))
- **Per-GPU test:** `-z`, `--bygpu` (test corresponding GPU pairs: GPU0-to-GPU0, GPU1-to-GPU1, etc.)
- **Use GPUDIRECT:** `-G`, `--gpudirect` (use GPUDIRECT; default is to copy from GPU memory to host)

GPU-GPU Bandwidth Test (-d gpu_gpu_bw)

Measures bandwidth of GPU-to-GPU communication with `MPI_IRecv` and `MPI_IRecv`.

Options:

- **Iterations:** `-a`, `--gpubwi=<iters>` (Default: 64)
- **Message Size:** `-A`, `--gpubws=<size>` (Default: 1 MB)
- **Tolerance:** `-u <tol>`, `--btol=<tol>` (specify tolerance - see [ClusterKit Evaluation Logic for Pairwise Tests](#))
- **Per-GPU test:** `-z`, `--bygpu` (test corresponding GPU pairs from different nodes: GPU0-to-GPU0, GPU1-to-GPU1, etc.)

- **Use GPUDIRECT:** `-G`, `--gpudirect` (use GPUDIRECT; default is to copy from GPU memory to host)

NCCL GPU-GPU Bandwidth Test (-d nccl_bw)

Measures bandwidth of GPU-to-GPU communication with NCCL communications primitives.

Options:

- **Iterations:** `-a`, `--gpubwi=<iters>` (default: 64)
- **Message Size:** `-A`, `--gpubws=<size>` (default: 1 MB)
- **Tolerance:** `-u <tol>`, `--btol=<tol>` (specify tolerance - see [ClusterKit Evaluation Logic for Pairwise Tests](#))

NCCL GPU-GPU Latency Test (-d gpu_gpu_lat)

Measures latency of GPU-to-GPU communication with NCCL communications primitives.

Options:

- **Iterations:** `-k`, `--gpulati=<iters>` (default: 1024)
- **Message Size:** `-K`, `--gpulats=<size>` (default: 0 Bytes)

SCOPED Tests

Collective Tests

Collective tests perform selected collective operations across all nodes in a defined scope.

Types of tests:

- barrier
- Allreduce
- bcast
- Alltoall (set as an argument to **-d** option)

Options:

- **Iterations:** `-n`, `--niter=<iters>` (default: 10000)

NCCL Collective Tests

Performs NCCL collective operations among nodes in the same scope.

Types of Tests:

- `nccl_bcast`
- `nccl_allreduce`
- `nccl_reduce`
- `nccl_allgather`
- `nccl_reducescatter`

Options:

- **Iterations:** `-n`, `--niter=<iters>` (default: 10,000)

Bisectional Bandwidth Test (-d bisect_bw)

Measures bisectional bandwidth by enabling communication between corresponding nodes in different scopes, assessing potential interference.

Options:

- **Iterations:** `-b<iters>`, `--biters=<iters>` (default: 16)
- **Message Size:** `-B<size>`, `--bsize=<size>` (default: 32 MB)
- **Unidirectional:** `-U`, `--unidirectional` (sends data in one direction only)
- **Scope Order:** `--scope_order=<scope_order>` (sets order of scopes for testing)

Scope Order File Format: The file consists of lines formatted as follows:

```
<pass_num>, <scope1>, <scope2>
```

Example:

```
1, scope01, scope02 1, scope03, scope04 2, scope02, scope03
3, scope01, scope04 3, scope02, scope03
```

This instructs ClusterKit to execute 3 passes, testing specified connections.

Other Tests

Memory Bandwidth Test (-d mb)

The memory bandwidth test can be conducted with one of the following operations:

- **ADD:** `a[i] = b[i] + c[i]`
- **COPY:** `a[i] = b[i]`
- **SCALE:** `a[i] = D * b[i]`
- **TRIAD:** `a[i] = b[i] + D * c[i]`

Options:

- **Iterations:** `-I <iters>`, `--mbiters=<iters>` (default: 16)
- **Array Size:** `-I <size>`, `--mbsize=<size>` (default: 4 * L3 cache size)
- **Test Type:** `-m <type>`, `--memtest=add|copy|scale|triad` (default: TRIAD)

Effective Bandwidth Ordered Test (-d beff_o)

Rings of doubling size are formed, starting at 2, and messages are passed in one direction based on rank ordering.

Options:

- **Iterations:** `-e`, `--beffi=<iters>` (default: 512)
- **Message Size:** `-E`, `--beffs=<size>` (default: 32 MB)
- **Tolerance:** `-u <tol>`, `--btol=<tol>` (specify tolerance. Nodes showing results worse than $\text{max} * \text{tolerance}$ will be considered 'bad')

Effective Bandwidth Random Test (-d beff_or)

Similar to the ordered test, but rings are created randomly.

Options:

- **Iterations:** `-e`, `--beffi=<iters>` (default: 512)
- **Message Size:** `-E`, `--beffs=<size>` (default: 32 MB)
- **Tolerance:** `-u <tol>`, `--btol=<tol>` (specify tolerance. Nodes showing results worse than $\text{max} * \text{tolerance}$ will be considered 'bad')

GPU Memory Bandwidth Test (-d gpumb)

Measures bandwidth for host-to-GPU and GPU-to-host memory transfers.

Options:

- **Iterations:** `-j`, `--gpumbi=<iters>` (default: 16)
- **Message Size:** `-J`, `--gpumbs=<size>` (default: 0 bytes)
- **Tolerance:** `-u <tol>`, `--btol=<tol>` (specify tolerance. Nodes showing results worse than `max * tolerance` will be considered 'bad')

GPU Neighbor Latency Test (-d gpu_neighbor_lat)

A restricted variant of the GPU-GPU latency test that measures communication only between GPUs on neighboring nodes.

Options:

- **Iterations:** `-k`, `--gpulati=<iters>` (default: 1024)
- **Message Size:** `-K`, `--gpulats=<size>` (default: 0 bytes)
- **Use GPUDIRECT:** `-G`, `--gpudirect` (use GPUDIRECT - default is to copy from GPU memory to host)

GPU Neighbor Bandwidth Test (-d gpu_neighbor_bw)

A restricted variant of the GPU-GPU bandwidth test that measures communication only between GPUs on neighboring nodes.

Options:

- **Iterations:** `-a`, `--gpubwi=<iters>` (default: 64)
- **Message Size:** `-A`, `--gpubws=<size>` (default: 1 MB)
- **Use GPUDIRECT:** `-G`, `--gpudirect` (use GPUDIRECT - default is to copy from GPU memory to host)

Automated Scope_Info File Creation

Bundled with ClusterKit is the script

```
$HPCX_CLUSTERKIT_DIR/bin/scopes/run_scopes.sh.
```

This auxiliary script can create a `scope_info` file (see [SCOPED Tests](#)); create an `order_info` file for the [Bisectional Bandwidth Test](#); and create a topology file (see [Accounting for Oversubscription](#)). It can process the output of `ibnetdiscover` utility or run the utility directly.

Syntax:

```
bin/scopes/run_scopes.sh [-C] [-f <scope_info>] [-d  
<distances_file>] [-o order_info] [-a] (-i <ibnetdiscover_cli> |  
<ibnetdiscover_output>)
```

where:

<code>-C</code>	Do not remove the cache directory (Python virtual environment can cache required modules), which speeds up subsequent runs.
<code>-f <scope_info></code>	Specify the output filename for the 'full' <code>scope_info</code> file. Use <code>-</code> for standard output. The 'full' <code>scope_info</code> file includes all nodes visible on the InfiniBand subnet.
<code>-d <distances_file></code>	Calculate distances between all pairs of TORs and write them to the specified <code><distances_file></code> file. Useful for debugging purposes.
<code>-t <topofile></code>	Extract topology information (such as switch oversubscription ratios) and write to the specified <code><topofile></code> . This file is used to make pairwise tests topology-aware (see Accounting for Oversubscription).
<code>-o <order_info></code>	Create an <code><order_info></code> file for testing bisectional bandwidth based on distances between TORs.

<pre>-a</pre>	<p>Write all possible pairs to the <code><order_info></code> file. Without this option, each scope is tested only once; with it, all possible combinations of scopes are tested.</p>
<pre>-i <ibnetdisc over_cli></pre>	<p>Run <code>ibnetdiscover</code> with the specified <code><ibnetdiscover_switches></code>. Multiple switches can be used if quoted, for example: <code>bin/scopes/run_scopes.sh -i "-C mlx5_0 -P 1"</code>. Note that <code>ibnetdiscover</code> may require additional permissions to run.</p>
<pre><ibnetdisc over_outpu t></pre>	<ul style="list-style-type: none"> Specify the filename for the <code>ibnetdiscover</code> output. Use <code>-</code> for standard input. This option is mutually exclusive with the <code>-i</code> switch.

NCCL-RDMA-SHARP Plugins

NCCL-RDMA-SHARP plugins enable RDMA and switch-based collectives (SHARP) with NVIDIA's NCCL library.

Overview

This plugin replaces the default NCCL internal inter-node communication with RDMA-based transports. It implements both Point-to-Point transport(Net) (IB verbs (default) and UCX), and Collective transport(CollNet) (including SHARP Collective transport).

The environment variable `NCCL_IBEXT_DISABLE` enables/disables the use of the plugin. When set to `NCCL_IBEXT_DISABLE=1`, it disables the plugin, causing a fallback to NCCL's native internal communication.

NCCL UCX Plugin

NCCL UCX plugin (if enabled) replaces the default NCCL verbs-based inter-node communication routines with UCX-based communication routines.

Running NCCL UCX Plugin

Various UCX plugins are available:

- `NCCL_PLUGIN_P2P=ucx`
 - UCX plugin with UCP API, UCX rendezvous
- `NCCL_PLUGIN_P2P=ucx_uct`
 - UCX plugin with UCT API directly, write-based RDMA operations
- `NCCL_PLUGIN_P2P=ucx_uct_read`
 - UCX plugin with UCT API directly, read-based RDMA operations

➤ ***To use a given NCCL UCX plugin.***

1. For NCCL to detect the network plugin, make sure to add `plugin_install_dir` to the library search path environment variable, as shown below.

```
# libnccl_net.so is in <plugin_install_dir>/lib
$ export LD_LIBRARY_PATH=
<plugin_install_dir>/lib:$LD_LIBRARY_PATH
$ <run command>
```

2. Enable UCX plugin by defining `NCCL_PLUGIN_P2P=ucx` environment variable.

```
$ export NCCL_PLUGIN_P2P=ucx
$ <run command>
```

Performance Tuning

To achieve the ultimate performance, various UCX parameters can be used depending on the server's hardware configuration.

Example

The below is an example of a hardware configuration where the GPU and the NIC share the same PCIe switch. In such a scenario, GPU Direct RDMA gives the best possible performance.

➤ ***To use GPU Direct RDMA for all message sizes in UCX:***

For UCX based on UCP ("NCCL_PLUGIN_P2P=ucx"), define the following environment variables as shown.

```
$ export NCCL_UCX_RNDV_THRESH=0
$ export NCCL_UCX_RNDV_SCHEME=get_zcopy
$ <run command>
```

Note that for servers with multiple NICs available, you need to define the following additional variable.

```
$ export NCCL_UCX_TLS=dc,cuda_copy,cuda_ipc
$ <run command>
```

i Note

By default, NCCL is built as a static library to enable portability. In such a case, you may experience plugin-related wrong memory type detection and plugin program failures. In order to avoid this, explicitly disable memory type cache feature in UCX by defining the `UCX_MEMTYPE_CACHE` environment variable as follows.

```
$ export UCX_MEMTYPE_CACHE=n
$ <run command>
```

NCCL Tests Benchmark Example

NCCL tests can be used for NCCL-UCX performance benchmarking (visit <https://github.com/nvidia/nvml-tests> to run the benchmark).

Example:

```
mpirun \
  -np 2 \
  --bind-to socket \
  -x LD_LIBRARY_PATH \
  -x NCCL_UCX_TLS=rc_x,cuda_copy \
  -x NCCL_UCX_RNDV_THRESH=0 \
```

```
-x UCX_MEMTYPE_CACHE=n \  
-x NCCL_COLLNET_ENABLE=0 \  
-x NCCL_PLUGIN_P2P=ucx \  
-x NCCL_DEBUG=info \  
-x NCCL_DEBUG_SUBSYS=NET \  
-x NCCL_IB_HCA=mlx5_0:1 \  
$NCCL_TEST_HOME/build/all_reduce_perf -b 128 -e 128M -f 2 -g 1  
-n 50 -w 100 -p 0 -z 0 -t 1 -c 1
```

```
# nThread 1 nGpus 1 minBytes 128 maxBytes 134217728 step: 2(factor)  
warmup iters: 100 iters: 50 validation: 1
```

```
#
```

```
# Using devices
```

```
# Rank 0 Pid 7198 on host1 device 0 [0x06] Tesla V100-SXM2-  
32GB
```

```
# Rank 1 Pid 4890 on host2 device 0 [0x06] Tesla V100-SXM2-  
32GB
```

```
host1:7198:7198 [0] NCCL INFO NET/IB : Using [0]mlx5_0:1/IB ; OOB  
ib0:1.1.21.3<0>
```

```
NCCL version 2.6.0a0+cuda10.1
```

```
host2:4890:4890 [0] NCCL INFO NET/IB : Using [0]mlx5_0:1/IB ; OOB  
ib0:1.1.21.4<0>
```

```
host1:7198:7226 [0] NCCL INFO Thread mode multi is not supported
```

```
host1:7198:7226 [0] NCCL INFO Worker address length: 55
```

```
host2:4890:4920 [0] NCCL INFO Thread mode multi is not supported
```

```
host2:4890:4920 [0] NCCL INFO Worker address length: 55
```

```
host2:4890:4920 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /  
HCA 0 (distance 2 <= 3), read 0
```

```
host2:4890:4920 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /  
HCA 0 (distance 2 <= 3), read 0
```

```
host1:7198:7226 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /  
HCA 0 (distance 2 <= 3), read 0
```

```
host1:7198:7226 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /  
HCA 0 (distance 2 <= 3), read 0
```

```
host1:7198:7226 [0] NCCL INFO NCCL_COLLNET_ENABLE set by
environment to 0.
host1:7198:7226 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 0
host1:7198:7226 [0] NCCL INFO Ring 00 : 1[6000] -> 0[6000] [receive]
via NET/UCX/0/GDRDMA
host2:4890:4920 [0] NCCL INFO NCCL_COLLNET_ENABLE set by
environment to 0.
host2:4890:4920 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 0
host2:4890:4920 [0] NCCL INFO Ring 00 : 0[6000] -> 1[6000] [receive]
via NET/UCX/0/GDRDMA
host1:7198:7226 [0] NCCL INFO Thread mode multi is not supported
host1:7198:7226 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 1
host1:7198:7226 [0] NCCL INFO Ring 00 : 0[6000] -> 1[6000] [send] via
NET/UCX/0/GDRDMA
host2:4890:4920 [0] NCCL INFO Thread mode multi is not supported
host1:7198:7226 [0] NCCL INFO Worker address length: 55
host2:4890:4920 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 1
host2:4890:4920 [0] NCCL INFO Ring 00 : 1[6000] -> 0[6000] [send] via
NET/UCX/0/GDRDMA
host2:4890:4920 [0] NCCL INFO Worker address length: 55
host2:4890:4920 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 0
host2:4890:4920 [0] NCCL INFO Ring 01 : 0[6000] -> 1[6000] [receive]
via NET/UCX/0/GDRDMA
host2:4890:4920 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 1
host2:4890:4920 [0] NCCL INFO Ring 01 : 1[6000] -> 0[6000] [send] via
NET/UCX/0/GDRDMA
host1:7198:7226 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 0
host1:7198:7226 [0] NCCL INFO Ring 01 : 1[6000] -> 0[6000] [receive]
via NET/UCX/0/GDRDMA
```

```
host2:4890:4920 [0] NCCL INFO Worker address length: 55
host1:7198:7226 [0] NCCL INFO GPU Direct RDMA Enabled for GPU 6000 /
HCA 0 (distance 2 <= 3), read 1
host1:7198:7226 [0] NCCL INFO Ring 01 : 0[6000] -> 1[6000] [send] via
NET/UCX/0/GDRDMA
host1:7198:7226 [0] NCCL INFO Worker address length: 55
```

NCCL SHARP Plugin

The following environment variables enable the SHARP aggregation with NCCL when using the plugin.

```
NCCL_COLLNET_ENABLE=1
NCCL_ALGO=CollNet
```

Note

NVIDIA switches allow a limited number of streaming aggregation flows (maximum: 2). On systems with multiple GPUs and multiple HCAs, NCCL creates an aggregation streaming flow (NCCL Ring/Channel) per HCA rail. It is required to build the cluster topology in such a way that leaf level switches are connected to the same HCA rail from each server.

NCCL Test Benchmark Example

The sanity performance of the setup can be verified with NCCL tests. Please refer to NCCL tests here: <https://github.com/NVIDIA/nccl-tests>.

```

mpirun -np 1024 -map-by ppr:8:node -x NCCL_COLLNET_ENABLE=1 -x
NCCL_ALGO=CollNet ./nccl-tests/build/all_reduce_perf -b 4 -e 2G -
f 2 -g 1 -w 50 -n 50

```

	4		1	float	sum	44.53	0.00	0.00	3e-
05	44.21	0.00	0.00	3e-05					
	8		2	float	sum	45.42	0.00	0.00	3e-
05	45.85	0.00	0.00	3e-05					
	16		4	float	sum	46.34	0.00	0.00	3e-
05	45.84	0.00	0.00	2e-05					
	32		8	float	sum	46.20	0.00	0.00	2e-
05	46.56	0.00	0.00	2e-05					
	64		16	float	sum	46.00	0.00	0.00	2e-
05	48.33	0.00	0.00	2e-05					
	128		32	float	sum	48.77	0.00	0.01	2e-
05	47.23	0.00	0.01	2e-05					
	256		64	float	sum	47.88	0.01	0.01	2e-
05	47.85	0.01	0.01	2e-05					
	512		128	float	sum	51.44	0.01	0.02	3e-
05	48.66	0.01	0.02	3e-05					
	1024		256	float	sum	51.27	0.02	0.04	4e-
05	51.78	0.02	0.04	4e-05					
	2048		512	float	sum	57.93	0.04	0.07	4e-
05	56.45	0.04	0.07	4e-05					
	4096		1024	float	sum	57.32	0.07	0.14	4e-05
93.51	0.04	0.09	4e-05						
	8192		2048	float	sum	106.4	0.08	0.15	4e-05
59.70	0.14	0.27	4e-05						
	16384		4096	float	sum	103.0	0.16	0.32	4e-05
58.23	0.28	0.56	4e-05						
	32768		8192	float	sum	74.85	0.44	0.87	4e-05
137.8	0.24	0.48	4e-05						
	65536		16384	float	sum	96.71	0.68	1.35	4e-05
92.89	0.71	1.41	4e-05						

	131072		32768	float	sum	115.6	1.13	2.27	4e-05
120.7	1.09	2.17	4e-05						
	262144		65536	float	sum	197.7	1.33	2.65	4e-05
167.6	1.56	3.13	4e-05						
	524288		131072	float	sum	222.7	2.35	4.70	4e-05
239.2	2.19	4.38	4e-05						
	1048576		262144	float	sum	280.9	3.73	7.46	4e-05
197.7	5.30	10.60	4e-05						
	2097152		524288	float	sum	218.0	9.62	19.22	4e-05
213.9	9.81	19.59	4e-05						
	4194304		1048576	float	sum	257.6	16.28	32.53	4e-05
254.7	16.47	32.90	4e-05						
	8388608		2097152	float	sum	354.3	23.68	47.31	4e-05
523.5	16.02	32.02	4e-05						
	16777216		4194304	float	sum	505.9	33.16	66.26	4e-05
484.1	34.66	69.24	4e-05						
	33554432		8388608	float	sum	639.2	52.50	104.89	4e-05
678.6	49.45	98.80	4e-05						
	67108864		16777216	float	sum	1358.2	49.41	98.72	4e-05
1048.6	64.00	127.87	4e-05						
	134217728		33554432	float	sum	1737.2	77.26	154.37	4e-05
1777.6	75.51	150.86	4e-05						
	268435456		67108864	float	sum	4359.5	61.58	123.03	4e-05
4262.3	62.98	125.83	4e-05						
	536870912		134217728	float	sum	5619.7	95.53	190.88	4e-05
5699.0	94.20	188.22	4e-05						
	1073741824		268435456	float	sum	12169	88.23	176.30	4e-05
11508	93.30	186.42	4e-05						
	2147483648		536870912	float	sum	22618	94.94	189.70	4e-05
21814	98.44	196.70	4e-05						
# Out of bounds values : 0 OK									
# Avg bus bandwidth : 41.2497									

Syntax Conventions

Prompt	Shell
machine-name%	C shell on UNIX, Linux, or AIX
machine-name#	C shell superuser on UNIX, Linux, or AIX
\$	Bourne shell and Korn shell on UNIX, Linux, or AIX
#	Bourne shell and Korn shell superuser on UNIX, Linux, or AIX
C:\>	Windows command line

User Manual Revision History

Revision	Date	Section	Change
Rev 2.21.1	December 24, 2024	No changes were made to this version.	N/A
Rev 2.21.0	November 07, 2024	<u>N</u> <u>C</u> <u>CL</u> <u>-</u> <u>R</u> <u>D</u> <u>M</u> <u>A</u> <u>S</u> <u>H</u> <u>A</u> <u>R</u>	Updated

Revision	Date	Section	Change
		P P l u g i n s	
		T a b l e u n d e r A d a p t i v e R o u t i n g	U p d a t e d
		M u l t i - N o d e N V L I N K (M N N V L)	A d d e d

Revision	Date	Section	Change
		hw-dcs and dcs-hybrid under Tuning UCC X Settings	Added
		DPUs Tran	Added

Revision	Date	Section	Change
		support (GG A)	
Rev 2.20.0	August 14, 204	ClusterKit	New section
Rev 2.19.0	May 5, 2024	Running, Configuration and Rebuilding HPC-X	Updated

Revision	Date	Section	Change
		<u>H</u> <u>C</u> <u>O</u> <u>L</u> <u>L</u>	Updated
		<u>N</u> <u>C</u> <u>C</u> <u>L</u> <u>-</u> <u>R</u> <u>D</u> <u>M</u> <u>A</u> <u>S</u> <u>H</u> <u>A</u> <u>R</u> <u>P</u> <u>P</u> <u>I</u> <u>u</u> <u>g</u> <u>i</u> <u>n</u> <u>s</u>	Updated overview
		<u>C</u> <u>P</u> <u>U</u> <u>/</u> <u>G</u> <u>P</u> <u>U</u> <u>B</u> <u>c</u> <u>a</u> <u>s</u> <u>t</u>	New section
		<u>O</u> <u>n</u> <u>-</u> <u>d</u> <u>e</u>	New

Revision	Date	Section	Change
		mand Paging (ODP)	section
		Unified Communication - X Framework Library	Updated
		Load in	Remark

Revision	Date	Section	Change
		gKNE M Module	oved section
Rev 2.18.0	February 9, 2024	No changes were made to this version.	N/A
Rev 2.17.1	December 12, 2023	No changes were	N/A

Revision	Date	Section	Change
		e m a d e t o t h i s v e r s i o n .	
Rev 2.17	November 5, 2023	N o c h a n g e s w e r e m a d e t o t h i s v e r s i o n .	N / A
Rev 2.16	August 10, 2023	<u>TL</u> <u>/U</u> <u>C</u> <u>P</u> <u>Sp</u> <u>ec</u> <u>ial</u>	U p d a t e d

Revision	Date	Section	Change
		Service Worker	
Rev 2.15	May 04, 2023	No changes were made to this version.	N / A
Rev 2.12	July 31, 2022	No changes were made	N / A

Revision	Date	Section	Change
		e to this version.	
Rev 2.11	May 4, 2022	<u>U</u> <u>n</u> <u>i</u> <u>f</u> <u>i</u> <u>e</u> <u>d</u> <u>C</u> <u>o</u> <u>l</u> <u>l</u> <u>e</u> <u>c</u> <u>t</u> <u>i</u> <u>v</u> <u>e</u> <u>C</u> <u>o</u> <u>m</u> <u>m</u> <u>u</u> <u>n</u> <u>i</u> <u>c</u> <u>a</u> <u>t</u> <u>i</u> <u>o</u> <u>n</u> (UCC).	N e w s e c t i o n
		IB Router	R e m o v e d s e

Revision	Date	Section	Change
			ction
		<u>Im</u> <u>po</u> <u>rt</u> <u>an</u> <u>t</u> <u>N</u> <u>ot</u> <u>e</u>	U p d a t e d
		<u>C</u> <u>o</u> <u>n</u> <u>f</u> <u>i</u> <u>g</u> <u>u</u> <u>r</u> <u>i</u> <u>n</u> <u>g</u> <u>U</u> <u>C</u> <u>X</u> <u>w</u> <u>i</u> <u>t</u> <u>h</u> <u>X</u> <u>P</u> <u>M</u> <u>E</u> <u>M</u>	U p d a t e d
		<u>Tu</u> <u>ni</u> <u>ng</u> <u>U</u> <u>C</u> <u>X</u> <u>Se</u> <u>tti</u>	U p d a t e d

Revision	Date	Section	Change
		ngs	
		Adaptive Routing	Updated
		Multi-Rail	Updated
		PCIe Release Ordering Support	Updated
		ucx_perf	Updated

Revision	Date	Section	Change
		test	ed client-side example
		Running Cluster Kit via Script	Updated example
Rev 2.10	December 5, 2021	OpenSHEMM	New section

Revision	Date	Section	Change
		<u>C</u> <u>A</u> <u>P</u> <u>a</u> <u>r</u> <u>a</u> <u>m</u> <u>e</u> <u>t</u> <u>e</u> <u>r</u> <u>s</u> <u>f</u> <u>o</u> <u>r</u> <u>s</u> <u>h</u> <u>m</u> <u>e</u> <u>m</u> <u>_</u> <u>q</u> <u>u</u> <u>i</u> <u>e</u> <u>t</u> <u>,</u> <u>s</u> <u>h</u> <u>m</u> <u>e</u> <u>m</u> <u>_</u> <u>f</u> <u>e</u> <u>n</u> <u>c</u> <u>e</u> <u>a</u> <u>n</u> <u>d</u> <u>s</u> <u>h</u> <u>m</u> <u>e</u> <u>m</u> <u>_</u> <u>b</u> <u>a</u> <u>r</u> <u>r</u> <u>i</u> <u>e</u> <u>r</u> <u>_</u> <u>a</u> <u>l</u> <u>l</u>	o n

Release Notes History

Release Notes Change Log History

HPC-X Toolkit Change Log History

Category	Change
Rev 2.21.1	
Support for Direct Data Placement in mlx5dv and DevX Interfaces	Added support for direct data placement (DDP) across both mlx5dv and DevX interfaces. This enhancement enables out-of-order receives and achieves full wire speed on ConnectX-8 adapters.
Adapter Cards	Added support for ConnectX-8 SuperNIC.
HPC-X Content	Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release. <ul style="list-style-type: none">NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) v3.10.2
Rev 2.21.0	
Hybrid Mode for Hardware DCS Offload	Added support for hardware DCS offload in hybrid mode, which combines existing software DCS with hardware DCS offload. To enable this feature, set <code>UCX_DC_MLX5_TX_POLICY=dcx_hybrid</code>
GGA Transport for High-Speed Data Transfer	Added support for GGA transport, a high-speed DMA copy engine that enables efficient data transfer between host memory and the DPU's internal memory.
Multi-Node NVLink with Optimized Protocol Selection	Added support for multi-node NVLink, with automatic detection and selection of the most efficient data transfer protocols.

Category	Change
IP Address Filtering for RoCE Devices	<p>Added support for filtering RoCE devices based on their IP address, allowing the selection of specific network subnets.</p> <p>To configure the filter, set <code>UCX_IB_ROCE_SUBNETS</code> with a list of subnets. For example: <code>UCX_IB_ROCE_SUBNETS=5.4.3.2/16,1.2.3.4/24</code>.</p>
Automatic Selection of GPU Bounce Buffers for Large Message Transfers	<p>Added support for an optimization that automatically selects GPU bounce buffers for large message transfers when these buffers offer performance benefits over host memory buffers.</p>
Single Memory Key Creation Using ODP for Enhanced Efficiency	<p>Added support for a feature that leverages the ODP capability to create a single memory key for the entire process's virtual address space. This reduces the number of allocated memory keys, helping to bypass firmware limitations.</p> <p>To enable this feature, set <code>UCX_GVA_ENABLE=y</code></p>
MLNX_OFED to DOCA-OFED Transition	<p>Starting this version, the host driver is part of the NVIDIA DOCA package.</p> <p>DOCA-OFED is a DOCA-Host profile that includes the same components, drivers, and tools as MLNX_OFED. Installing DOCA-OFED will result with the same file system on the host as MOFED.</p> <p>For further information, please see NVIDIA MLNX_OFED to DOCA-OFED Transition Guide .</p>
HPC-X Content	<p>Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release.</p> <ul style="list-style-type: none"> • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) v3.9.0 • UCX v1.18.0
Rev 2.20.0	
HPC-X Content	<p>Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release.</p> <ul style="list-style-type: none"> • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) v3.8.0 • ClusterKit v1.14 • OSU Micro-Benchmarks v7.4

Category	Change
ClusterKit	Revised the ClusterKit section to include updated details and added subsections.
Rev 2.19.0	
HPC-X Content	<p>Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release.</p> <ul style="list-style-type: none"> • NVIDIA SHARP v3.7.0 • UCC v13.0 • ClusterKit v1.13 • Added OSU Micro-Benchmarks v7.3 • nccl-rdma-sharp-plugin v2.6
UCC Grace Support and Performance Profile	Added performance improvements of broadcast and reduce collectives on NVIDIA Grace CPU by optimizing parameters of shared memory transport (TL/SHM).
Unified Collective Communication (UCC)	Added the CPU/GPU Bcast feature which implements the MCAST Bcast algorithm in UCC. Refer to Unified Collective Communication (UCC) .
Unified Communication - X Framework Library	Added the on-demand paging feature. Refer to On-demand Paging (ODP) .
ClusterKit	Added the CPU/GPU stress testing feature. Refer to ClusterKit
Bug Fixes	See Bug Fixes .
Rev 2.18.0	
HPC-X Content	<p>Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release.</p> <ul style="list-style-type: none"> • NVIDIA SHARP v3.6.0 • UCC v13.0 • ClusterKit v1.12 • Added OSU Micro-Benchmarks v7.3 • nccl-rdma-sharp-plugin v2.6

Category	Change
HPC-X and Singularity	Deprecated support for HPC-X singularity containerization.
OSU Micro-Benchmarks Path	Removed version from the OSU Micro-Benchmarks path. The current one is <code>ompi/tests/osu-micro-benchmarks</code> and <code>ompi/tests/osu-micro-benchmarks-cuda</code>
Known Issues	See Known Issues .
Rev 2.17.1	
HPC-X Content	Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release. <ul style="list-style-type: none"> • NVIDIA SHARP v3.5.1
Known Issues	See Known Issues .
Rev 2.17.0	
HPC-X Content	Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release. <ul style="list-style-type: none"> • NVIDIA SHARP v3.5.0 • NCCL v2.x • UCX v1.16 • ClusterKit v1.11 • nccl-rdma-sharp-plugin v2.5 Added the following Supported Platforms and OSs: <ul style="list-style-type: none"> • Debian 10.x • Debian 11.x
Supported Cards	Added support for GH100.
Known Issues	See Known Issues .
Rev 2.16.2	
HPC-X Content	Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release. <ul style="list-style-type: none"> • NVIDIA SHARP v3.4.1 • UCC v1.3 • ClusterKit v1.10

Category	Change
	<ul style="list-style-type: none"> • nccl-rdma-sharp-plugin v2.4 • NCCL v2.18 • XPMEM v2.7
Supported Cards	All cards up to BlueField-3 and ConnectX-7.
Bug Fixes	See Bug Fixes in this Version .
Rev 2.16	
HPC-X Content	<p>Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release.</p> <ul style="list-style-type: none"> • NVIDIA SHARP v3.4 • UCC v1.3 • ClusterKit v1.10 • nccl-rdma-sharp-plugin v2.4 • NCCL v2.18 • XPMEM v2.7
Supported Cards	Added support for BlueField-3 cards.
Bug Fixes	See Bug Fixes .
Rev 2.15	
HPC-X Content	<p>Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release.</p> <ul style="list-style-type: none"> • NVIDIA SHARP v3.3 • UCX v1.15 • ClusterKit v1.9 • nccl-rdma-sharp-plugin v2.3 • GDRCopy v2.3 • NCCL v2.17.1-1 • CUDA v12.1
Bug Fixes	See Bug Fixes .
Rev 2.14	
TL/UCP Special Service Worker	Added support for having a separate UCX UCP worker use UCC service collectives.

Category	Change
	For further information, please see TL/UCP Special Service Worker section.
Data Type Support in CUDA Executor Component (EC)	Added out-of-box support for all datatypes and reduction operations for UCC collectives for GPUs. For further information, please see Data Type Support in CUDA Executor Component section.
EC/CUDA One-shot Kernel with Cooperative Launch	Added support for using a single CUDA kernel for CUDA operations in UCC GPU collectives. For further information, please see EC/CUDA One-shot Kernel with Cooperative Launch section.
Out-Of-Box Native GPU Allreduce	Added support for the UCC library to detect the NVIDIA NVLink topology and select the best GPU-based algorithms for supported collectives (Allgather/v, Reducescatter/v). For further information, please see Out-Of-Box Native GPU Allreduce section.
Bug Fixes	See Bug Fixes .
Rev 2.13.1 LTS	
Operating System	Added support for Ubuntu v20.04 and v20.10.
Rev 2.13	
HPC-X Content	Updated HPC-X Content section to reflect the communication libraries versions embedded in this HPC-X release. <ul style="list-style-type: none"> • NVIDIA SHARP v3.1 • HCOLL v4.8 • UCC v1.2 • ClusterKit v1.8 • nccl-rdma-sharp-plugin v2.2
NCCL-RDMA-SHARP-PLUGIN	Added support for NCCL plugin API v5.
SHARP	Added support for SHARP on NDR.
Bug Fixes	See Bug Fixes section.
Rev 2.12	

Category	Change
UCX	Added a method to set RoCE ECE value from UCX configuration. For example: UCX_IB_ECE=auto will use maximal ECE value, and UCX_IB_ECE= will use a specific numeric ECE value.
HPC-X Content	Updated the version of the UCX communication library to v1.14.
Rev 2.11	
Adapter Cards	Added support NVIDIA ConnectX-7 adapter card with with 400 Gb/s speed.
SHARPD	sharpd daemon process has been removed. sharpd-related activity is now performed from the user application process
HPC-X Content	Updated the versions of the following communication libraries. <ul style="list-style-type: none"> • UCX version 1.13 • ClusterKit 1.6
	Added support for UCC, a collective communication operations API and library in HPC-X. UCC is now part of the HPC-X package. For further information on UCC, please see Unified Collective Communication (UCC) section.
Rev 2.10	
UCX	Added support for atomics on GPU memory target
OpenSHMEM	Added support for reducing memory overhead on scale
Rev 2.9	
UCX Configuration File	The UCX configuration file enables the user to apply configuration variables set by the user in the /etc/ucx/ucx.conf file. For further information see UCX Configuration File .
Instrumentation and Monitoring FUSE-based Tool	This new functionality enables the user to analyze UCX-based applications in runtime. The tool is based on Filesystem in Userspace (FUSE) interface. If the feature is enabled, a directory for each process using UCX will be created in /tmp/ucx. For further information see Instrumentation and Monitoring FUSE-based Tool .
OS Architecture	HPC-X v1.9 onwards will no longer support PPC architecture in its releases.
Bug Fixes	Bug Fixes in this Version
Rev 2.8	

Category	Change
HPC-X Content	<p>Updated the following communication libraries and acceleration packages versions:</p> <ul style="list-style-type: none"> • Open MPI version 4.1.x • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 2.4.x • HCOLL version 4.7 • UCX version 1.10 • ClusterKit version 1.3 • nccl-rdma-sharp-plugin version 2.1
UCX	Added support for Multi-interface for cloud (client-server) applications.
	Added support for using Adaptive-Routing (out-of-order) on an SL that supports it.
	Added support for UCP Active-Messages API with Rendezvous.
	Added support for Keepalive functionality on the UCT layer.
	Performed several error handling enhancements.
	Added support for GPU-NIC locality discovery.
NCCL-RDMA-SHARP-PLUGIN	Added support for NCCL Plugin API v4.
	Added support for PCIe Relaxed Ordering.
	Added support for Adaptive Routing.
Rev 2.7	
UCX	Added a new request API. For further information on this request API, please refer to UCX API documentation.
	Added support for PCIe Relaxed Ordering.
	Added out-of-box support for RoCE LAG.
	Added Flow Control support for RDMA Read operations.
	AMD Rome optimizations: Optimized IB connection establishment procedures to reduce system noise.
Rev 2.6	
HPC-X Content	Updated the following communications libraries and acceleration packages versions:

Category	Change
	<ul style="list-style-type: none"> • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 2.1.0 • HCOLL version 4.5 • UCX version 1.9
UCX	Added support in UCX for communication between containers configured to share the memory namespaces.
	Added strided Receive queue support for hardware tag matching.
	<p>Made the following performance improvements on AMD EPYC servers.</p> <ul style="list-style-type: none"> • 8-16 KB message: Improved latency by up to 6.4%, bandwidth by up to 20%, and bidirectional bandwidth by up to 96% • IMB/multiPingPong and osu_mbw_mr for messages up to 32B on full ppn on MLNX_OFED 5.0. <p>Note: To enjoy this performance optimization, make sure to enable hardware tag-matching by setting <code>UCX_RC_TM_ENABLE=y</code></p>
	<p>Added support for multithreaded memory region in Open SHMEM (OSHMEM) applications to improve performance in job startup and teardown latencies.</p> <p>The multithreaded MR enables a more efficient use of the CPU resource during registration of memory regions larger than 4GB.</p>
Cuda	Removed Cuda support in SLES 11 and RHEL 6 OSs.
Rev 2.5	
HPC-X Content	<p>Updated the following communications libraries and acceleration packages versions:</p> <ul style="list-style-type: none"> • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 2.0 • HCOLL version 4.4 • UCX version 1.7
	<p>Removed CUDA init script (hpcx-init-cuda.sh), and environmental module (modules/hpcx-cuda) from HPC-X.</p> <p>Up until HPC-X v2.4, these files used to point to the default files hpcx-init.sh and modules/hpcx. Now, these CUDA files no longer exist, and users can only use the default init script and environmental module for enabling CUDA support.</p>

Category	Change
CUDA	Unified Vanilla and CUDA environments. CUDA v10.0 is supported out of the box with standard init script or environmental module. Note: HPC-X is compiled against CUDA version 10.0, which does not support GCC versions newer than v8. Therefore, HPC-X built on systems with GCC versions above v8 will not have CUDA support.
UCX	Made performance optimizations.
	Added full support for rdma-core.
	Added support for CUDA v10.1.
Rev 2.4	
HPC-X Content	Updated the following communications libraries and acceleration packages versions: <ul style="list-style-type: none"> • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 1.8 • HCOLL version 4.3 • UCX version 1.6
	Removed <code>rc.local_mellanox</code> script. HPC-X became more stable and this script is no longer required.
CUDA	Unified Vanilla and CUDA environments. CUDA v9 is supported out of the box with standard init script or environmental module. Note: HPC-X is compiled against CUDA version 9, which does not support GCC versions newer than v7. Therefore, HPC-X built on systems with GCC versions above v7 will not have CUDA support.
UCX	Enabled HDR, SocketDirect and MultiRail features out-of-box.
	UCX Random DCI is now at GA level.
	Implemented a number of job startup optimizations.
	Added support from PCIe atomic operations feature.
HCOLL	Added support for performing floating point 16 bit operations for machine learning scenarios.
OpenMPI	Added multi threading support to OpenMPI OSC UCX.
General	HPC-X is now available through the EasyBuild framework: https://easybuild.readthedocs.io/en/latest/
Rev 2.3	

Category	Change
HPC-X Content	<p>Updated the following communications libraries and acceleration packages versions:</p> <ul style="list-style-type: none"> • Open MPI version 4.0.x • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 1.7.2 • HCOLL version 4.2 • UCX version 1.5 • OpenSHMEM version 1.4
UCX	UCX is now compiled without JAVA bindings.
	Added support for running UCX over rdma-core, for DC transport and direct verbs.
	Emulation layer: Added the ability to run UCX over software emulation of remote memory access and atomic operations. This provides full support of SHMEM and MPI-RMA over shared memory, TCP, and older RDMA hardware, such as ConnectX-3 HCA.
HCOLL	HCOLL and NVIDIA SHARP are now compiled with CUDA support.
	Added support for CUDA buffers over SRA allreduce algorithm.
MXM	Removed support for MXM library.
OpenMPI	<p>Added the following configuration options to OMPI:</p> <ul style="list-style-type: none"> • <code>--with-libevent=internal</code> • <code>--enable-mpi1-compatibility</code>
	Updated the configuration file platform/mellanox/optimized config in OMPI upstream by removing BTL OpenIB and UCT support and removing links to MXM/FCA usage.
	Removed PMI2 support.
Rev 2.2	
HPC-X Content	<p>Updated the following communications libraries and acceleration packages versions:</p> <ul style="list-style-type: none"> • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 1.7 • HCOLL version 4.1 • UCX version 1.4
	Added support for Singularity containerization.

Category	Change
	For further information, please refer to HPC-X User Manual.
	“osc ucx” is no longer the default one-sided-component in OpenMPI.
	Removed KNEM library from HPC-X package. UCX will use the KNEM available in MLNX_OFED.
MXM Support	Open MPI and HCOLL are not compiled with MXM anymore. Both are compiled with UCX only and use it by default.
UCX	Added support for the following UCX features: <ul style="list-style-type: none"> • New API for establishing client-server connection. • Out-of-box support for Memory In Chip (MEMIC) on ConnectX-5 HCAs.
HPC-X Setup	Added support for HPC-X to work on Huawei ARM architecture.
HCOLL	Improved performance by utilizing zero-copy messaging for MPI Bcast.
Rev 2.1	
HPC-X Content	Updated the following communications libraries and acceleration packages versions: <ul style="list-style-type: none"> • Open MPI version 3.1.x • NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 1.5 • HCOLL version 4.0 • MXM version 3.7 • UCX version 1.3 • OpenSHMEM v1.3 specification compliant
UCX	<ul style="list-style-type: none"> • UCX is now the default pml layer for Open MPI, default spml layer for OpenSHMEM, and default OSC component for MPI RMA. • Added the following UCX features: <ul style="list-style-type: none"> • Added support for GPU memory in UCX communication libraries • Added support for Multi-Rail protocol
MXM	The UD_RNDV_ZCOPY parameter is set to ‘no’ by default. This means that the zcopy mechanism for the UD transport is disabled when using the Rendezvous protocol.
HCOLL	<ul style="list-style-type: none"> • UCX is now the default p2p transport in HCOLL • Improved multi-threaded performance • Improved shared memory performance • Added support for NVIDIA Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) v1.5 • Added support for NVIDIA SHARP software multi-channel/multi-rail capable algorithms

Category	Change
	<ul style="list-style-type: none"> • Improved Allreduce large message algorithm • Improved AlltoAll algorithm
Profiling IB verbs API (ibprof)	Removed ibprof tool from HPC-X toolkit.
UPC	Removed UPC from HPC-X toolkit.
Rev 2.0	
HPC-X Content	<p>Updated the following communications libraries and acceleration packages versions:</p> <ul style="list-style-type: none"> • OpenMPI version 3.0.0 • Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 1.4 • HCOLL version 3.9 • UCX version 1.3
UCX	<ul style="list-style-type: none"> • UCX is now at GA level. • Added the following UCX features: <ul style="list-style-type: none"> • [ConnectX-5 only] Added support for hardware Tag Matching with DC transport. • [ConnectX-5 only] Added support for Out-of-order RDMA RC and DC to support adaptive routing with true RDMA. • Added UCX datatypes - community approved datatype support. • Added UCX support to Inbox RHEL. • Added GPU Direct RDMA support. • Hardware Tag Matching (See section <i>Hardware Tag Matching</i> in the User Manual) • SR-IOV Support (See section <i>SR-IOV Support</i> in the User Manual) • Adaptive Routing (AR) (See section <i>Adaptive Routing</i> in the User Manual) • Error Handling (See section <i>Error Handling</i> in the User Manual)
HCOLL	<ul style="list-style-type: none"> • Added support for Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) v1.4 • Added support for NCCL on-host GPU based collectives. • Added support for Hierarchical GPU based allreduce using NCCL for scale-in and MXM/UCX for scale-out. • Improved shared memory performance for allreduce, barrier, and broadcast. Targeting high thread count systems, e.g. Power9. • Improved large message allreduce (multi-radix, zero-copy fragmentation, CPU vectorization.) • Added new and improved AlltoAllv algorithm - hybrid logarithmic pairwise exchange.

Category	Change
	<ul style="list-style-type: none"> • Added support for on-demand HCOLL memory. Improves HCOLL's memory footprint on high thread count system e.g. Power9. • Added a high performance multithreaded implementation to support MPI_THREAD_MULTIPLE applications. Designed specifically for high thread count systems, e.g. Power9. • HCOLL startup improvements.
Open MPI / OpenSHMEM	<ul style="list-style-type: none"> • Added support for Open MPI 3.0.0. • Added support for xpmem kernel module. • Added a high performance implementation of shmemptr() with UCX SPML. • Added a UCX allocator. The UCX allocator optimizes intra-node communication by allowing direct access to memories of processes on the same node. The UCX allocator can only be used with the UCX SPML. • Added a UCX one-sided component to support MPI RMA operations.
Rev 1.9.7	
Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)	Bug Fixes, see Section 4, "Bug Fixes History", on page 11
Rev 1.9	
HPC-X Content	<p>Updated the following communications libraries and acceleration packages versions:</p> <ul style="list-style-type: none"> • OpenMPI version 2.1.2a1 • Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) version 1.3.1 • HCOLL version 3.8.1652 • MXM version 3.6.3103 • UCX version 1.2.2947
UCX	<p>Point-to-point communication API, with tag matching, remote memory access, and atomic operations.</p> <p>This can be used to implement MPI, PGAS, and Big Data libraries and applications- IB transport</p>
	<p>A cleaner API with lower software overhead which provides better performance especially for small messages.</p>
	<p>Support for multitude of InfiniBand transports and NVIDIA offloads to optimize data transfer performance:</p> <ul style="list-style-type: none"> • RDMA

Category	Change
	<ul style="list-style-type: none"> • DC • Out-of-order • HW tag matching offload • Registration cache • ODP
	<p>Shared memory communications for optimal intra-node data transfer:</p> <ul style="list-style-type: none"> • SysV • posix • knem • CMA • xpmem
MXM	Enabled Adaptive Routing for all the transport layers (UD/RC/DC).
	Memory registration optimization.
Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)	Improved the Out-of-the-box performance of Scalable Hierarchical Aggregation and Reduction Protocol (SHARP).
Shared memory	Improved the intranode performance of allreduce and barrier.
Configuration	Changed many default parameter setting in order to achieve best out-of-the-box experience for several applications including - CP2K, miniDFT, VASP, DL-POLY, Amber, Fluent, GAMES-UK, and LS-DYNA.
FCA	As of HPC-X v1.9, FCA v2.5 is no longer included in the HPC-X package.
	Improved AlltoAllv algorithm.
	Improved large data allreduce.
	Improved UCX BCOL.
OS architecture	Added support for ARM architecture.
Rev 1.8.2	
MXM	Updated MXM version to 3.6.2098 which includes memory registration optimization.
Rev 1.8	

Category	Change
Cross Channel (CC)	Added Cross Channel (CC) AlltoAllv
	Added CC zcpy Ring Bcast
Scalable Hierarchical Aggregation and Reduction Protocol (SHARP)	Added Scalable Hierarchical Aggregation and Reduction Protocol (SHARP) non-blocking collectives
Shared memory POWER	Added shared memory POWER optimizations for allreduce
	Added shared memory POWER optimizations for Barrier
Mixed data types	Added support for mixed data types
Non-contiguous Bcast	Added support for non-contiguous Bcast with UMR or SGE in CC
UMR	Added UMR support in CC bcol
Unified Communication - X Framework (UCX)	A new acceleration library, integrated into the Open MPI (as a pml layer) and available as part of HPC-X. It is an open source communication library designed to achieve the highest performance for HPC applications.
HPC-X Content	Updated the following communications libraries and acceleration packages versions: <ul style="list-style-type: none"> • HCOLL updated to v3.7. Open MPI updated to v2.10
FCA	FCA 2.x is no longer the default FCA used in HPC-X. As of HPC-X v1.8, FCA 3.x (HCOLL) is the default FCA used and it replaces FCA v2.x.
Bug Fixes	See Section 4, “Bug Fixes History”, on page 11
Rev 1.7	
MXM	Updated MXM version to 3.6
FCA Collective	Added Cross-Channel based Allgather, Bcast, 8-byte Allreduce.
FCA	Added MPI datatype support.

Category	Change
	Added optimizations for PPC platforms.
	Added support for multiple NVIDIA SHARP technology leaders on a single host.
	Added support for collecting NVIDIA SHARP technology usage statistics.
	Exposed cross-channel non-blocking collectives to the MPI level.
Rev 1.6	
MXM v3.5	See Section 5.3, “MXM Change Log History”, on page 23
IB-Router	Allows hosts that are located on different IB subnets to communicate with each other. This support is currently available when using the 'openib btl' in Open MPI. Note: When using 'openib btl', RoCE and IB router are mutually exclusive. The Open MPI inside HPC-X 1.6 is not compiled with ib-router support, therefore it supports RoCE out-of-the-box.
FCA v3.5	See Section 5.2, “FCA Change Log History”, on page 21
Rev 1.5	
HPC-X Content	Updated the following communications libraries and acceleration packages versions: <ul style="list-style-type: none"> • Open MPI updated to v1.10 • UPC update to 2.22.0 • MXM updated to v3.4.369 • FCA updated to v3.4.799
MXM v3.4.369	See Section 5.3, “MXM Change Log History”, on page 23
FCA v3.4.799	See Section 5.2, “FCA Change Log History”, on page 21
Rev 1.4	
FCA v3.3	See Section 5.2, “FCA Change Log History”, on page 21
MXM v3.4	See Section 5.3, “MXM Change Log History”, on page 23
Rev 1.3	
MLNX_OFED	Added support for OFED Inbox drivers
CPU Architecture	Added support for PPC architecture
LID Mask Control (LMC)	Added support for multiple LIDs usage when the LMC in the fabric is higher than zero. MXM will use multiple LIDs to distribute traffic across

Category	Change
	multiple links and achieve better resource utilization.
Performance	Performance improvements for all transport layers.
Adaptive Routing	Enhanced support for Adaptive Routing for the UD transport layer. For further information, please refer to the HPC-X User Manual section <i>“Adaptive Routing for UD Transport”</i> .
UD zero copy	UD zero copy support on receiver side to achieve better bandwidth utilization and reduce CPU usage.

FCA Change Log History

Category	Change
Rev 3.5	
FCA Collective	Added MPI Allgather and MPI reduce
FCA	Added support for NVIDIA SHARP library (including SHARP allreduce, reduce and barrier)
	Enhanced scalability for CORE-Direct based collectives
	Added support for complex data types
Rev 3.4	
General	UCX support
	Communicator caching scheme with eviction: improves jobstart and communicator creation time
Collectives	Collectives: Added Alltoallv and Alltoall small message algorithms.
Rev 3.3	
General	Ported to PowerPC
	Thread safety added
Collectives	Improved large message allreduce algorithm (Enabled by default)
	Beta version of network topology awareness (Enabled by default)
Rev 3.0	

Category	Change
Collectives	Offload collectives communication from MPI process onto NVIDIA interconnect hardware.
	Efficient collectives communication flow optimized to job and topology
MPI collectives	Significantly reduce MPI collectives runtime
MPI-3	Native support for MPI-3
Blocking and Non-blocking collectives	Support for blocking and nonblocking collectives
HCOLL	Supports hierarchical communication algorithms (HCOLL)
Collective algorithm	Supports multiple optimizations within a single collective algorithm
Performance	Increase CPU availability and efficiency for increased application performance
MPI libraries	Seamless integration with MPI libraries and job schedulers
Rev 2.5	
Multicast Group	Added MCG (Multicast Group) cleanup tool
Performance	Performance improvements
Rev 2.2	
Performance	Performance improvements
Dynamic offloading rules	Enabled dynamic offloading rules configuration based on the data type and reduce operations
Mixed MTU	Added support for mixed MTU
Rev 2.1.1	
AMD/Interlagos CPUs	Added support for AMD/Interlagos CPUs
Rev 2.1	
Core-Direct®	Added support for Core-Direct® technology (enables offloading collective operations to the HCA.)
Non-contiguous	Added support for non-contiguous data layouts

Category	Change
data layouts	
PGI compilers	Added support for PGI compilers

HPC-X™ Open MPI/OpenSHMEM Change Log History

Category	Change
Rev 2.2	
Performance	Added Sandy Bridge performance optimizations.
memheap	Allocated memheap using contiguous memory provided by the HCA.
ptmalloc allocator	Replaced the buddy memheap by the ptmalloc allocator.
multiple pSync arrays	Added the option of using multiple pSync arrays instead of barrier synchronization between collective routines (fcollect, reduction routines)
spml yoda	Optimized small size puts
Performance	Performance optimization
Memory footprint optimizations	Added memory footprint optimizations
Rev 1.8.2	
Acceleration Packages	Added support for new MXM, FCA, HCOLL versions
Job start optimization	Added job start optimization
Performance	Performance improvements

Bug Fixes History

Internal Reference Number	Issue
4088373	<p>Description: Fixed an issue where the application could fail with the error: <pre>symbol lookup error: libuct_cuda_gdrcopy.so.0: undefined symbol: gdr_get_info_v2</pre> , caused by a version mismatch in the <code>gdrcopy</code> library.</p> <p>Keywords: gdrcopy</p> <p>Discovered in Release: 2.20.0</p> <p>Fixed in Release: 2.21.0</p>
4025026	<p>Description: Fixed a FETCH_ADD remote access error for ODP regions.</p> <p>Keywords: Atomic operations; ODP; UCX</p> <p>Discovered in Release: 2.19.0 (UCX 1.17)</p> <p>Fixed in Release: 2.21.0</p>
3955117	<p>Description: Fixed an issue where a segmentation fault could take place in applications using <code>cuda_ipc</code> transport across multiple UCX contexts, due to incorrect handling of the connectivity map data structure.</p> <p>Keywords: <code>cuda_ipc</code>; <code>segfault</code></p> <p>Discovered in Release: 2.19.0</p> <p>Fixed in Release: 2.21.0</p>
3763160	<p>Description: Fixed an issue where <code>MPI_Init</code> experienced significant delays when there were many files in the <code>/tmp</code> directory. This occurred due to the use of the <code>inotify</code> mechanism for synchronization with a statistics monitoring tool.</p> <p>Keywords: VFS; <code>MPI_Init</code></p> <p>Discovered in Release: 2.17.0</p> <p>Fixed in Release: 2.21.0</p>
3664432	<p>Description: Fixed an issue where a multi-threaded MPI application using its own lock to synchronize MPI calls could experience crashes or data corruption, even when calling <code>MPI_Init_thread</code> with <code>MPI_THREAD_SERIALIZED</code> mode. The problem was caused by incorrect synchronization of the BlueFlame register.</p>

Internal Reference Number	Issue
	<p>Keywords: Data corruption; segfault; crash; multi-thread; MPI_THREAD_SERIALIZED</p> <p>Discovered in Release: Open MPI 4.1</p> <p>Fixed in Release: 2.21.0</p>
3819771	<p>Description: Fixed the issue where in certain scenarios, RDMA operations involving CUDA memory could encounter a failure, resulting in the following error:</p> <pre data-bbox="407 646 1463 737">UCX ERROR ibv_reg_dmabuf_mr(address=0xffff939e00000, length=16, access=0xf) failed: Invalid argument</pre> <p>Keywords: DMA buffer, memory registration, <code>ibv_reg_dmabuf_mr</code></p> <p>Discovered in Release: 2.19.0</p> <p>Fixed in Release: 2.21.0</p>
3653404	<p>Description: When registering a large memory region with <code>ucp_mem_map()</code>, and peer failure handling support is enabled on the UCX endpoint, the process may crash with the error "LRU push returned Unsupported operation" while sending a buffer belonging to that region. The issue happens because multi-threaded registration is being used for large regions, and it does not work well with peer failure support.</p> <p>Keywords: Multi-Threaded, Indirect, Key Registration</p> <p>Discovered in Release: 2.17.0</p> <p>Fixed in Release: 2.18.0</p>
3837556	<p>Description: Fixed UCX to not create an SRQ on RDMA network devices that do not support it. Before this fix, the application could fail with the error message "ibv_create_srq() failed: Operation not supported".</p> <p>Keywords: SRQ, UCX</p> <p>Discovered in Release: 2.17.0</p> <p>Fixed in Release: 2.18.0</p>
3774158	<p>Description: Fixed a failure with the message "Local length error". The issue is caused by some compilers replacing direct assignments with <code>memcpy()</code> function, leading to corruption while writing to IO memory.</p>

Internal Reference Number	Issue
	<p>Keywords: UCX, Local length error</p> <p>Discovered in Release: 2.17.0</p> <p>Fixed in Release: 2.18.0</p>
3774153	<p>Description: Fixed the issue where in some cases, there could be a race condition between RDMA_WRITE and shared memory write, leading to MPI receiving invalid data with large messages or collective operations between ranks on the same node.</p> <p>Keywords: RDMA_WRITE</p> <p>Discovered in Release: 2.17.0</p> <p>Fixed in Release: 2.18.0</p>
3762227	<p>Description: Fixed the issue where the application may crash in UCX remote key packing procedure after failed memory registration.</p> <p>Keywords: UCX, assertion</p> <p>Discovered in Release: 2.17.1</p> <p>Fixed in Release: 2.18.0</p>
3748762	<p>Description: Fixed the issue where the application may crash in UCX remote key packing procedure after failed memory registration.</p> <p>Keywords: UCX, assertion</p> <p>Discovered in Release: 2.17.1</p> <p>Fixed in Release: 2.18.0</p>
3712109	<p>Description: Fixed UCC error in PyTorch 23.12 from HPC-X 2.17.0 upgrade</p> <p>Keywords: UCC error, PyTorch, Upgrade</p> <p>Discovered in Release: 2.17.0</p> <p>Fixed in Release: 2.18.0</p>
3436244	<p>Description: On rare occasions, a 'group join' request may reach a timeout.</p> <p>Keywords: NDR Switch, SHARP</p> <p>Discovered in Version: 2.16</p>

Internal Reference Number	Issue
	Fixed in Version: 2.16.2
3479712	Description: In virtualized environments, the performance of large messages can drop due to repeated failures to create indirect-atomic key (KSM).
	Keywords: Virtualized Environments; Failure; Indericet-atomic Key; KSM;
	Discovered in Version: 2.15
	Fixed in Version: 2.16
3268964	Description: Improved performance in MPI_Bcast on AMD Genoa. Note: To make use of these improvements, make sure UCC is explicitly enabled using: <pre data-bbox="407 810 1463 940">--mca coll_ucc_enable 1 --mca coll_ucc_priority 99 -- mca coll ucc,basic,libnbc --mca coll_ucc_cls basic,hier</pre>
	Keywords: MPI_Bcast; AMD Genoa; UCC
	Discovered in Version: 2.14
	Fixed in Version: 2.15
3255925	Description: Fixed the issue where mpi_init was creating an internal CUDA context on GPU0, which could have an impact on CUDA applications behavior.
	Keywords: CUDA; MPI
	Discovered in Version: 2.13
	Fixed in Version: 2.14
3223214	Description: Fixed the issue where shmем_ulong_wait_until() unsigned comparison was not working as expected.
	Keywords: SHMEM
	Discovered in Version: 2.13
	Fixed in Version: 2.14
3261844	Description: Fixed the issue of when TCP transport was used on RDMA-capable setup, this led to lower performance and occasional hangs during mpi_finalize.

Internal Reference Number	Issue
	<p>Keywords: TCP; RDMA; MPI; performance</p> <p>Discovered in Version: 2.13</p> <p>Fixed in Version: 2.13.1 LTS</p>
3139906	<p>Description: Port counters were not updated for UCX traffic when creating QP with DevX.</p> <p>Keywords: UCX; QP; DevX</p> <p>Discovered in Version: 2.13</p> <p>Fixed in Version: 2.13.1 LTS</p>
3084053	<p>Description: Fixed the issue where performance of some applications was lower compared with HPC-X v2.10 and earlier.</p> <p>Keywords: Performance</p> <p>Discovered in Version: 2.12</p> <p>Fixed in Version: 2.13</p>
3163697	<p>Description: Fixed the issue of when the client application used more than 1024 file descriptors (range limit defined by FD_SETSIZE), libsharp was prevented from using any more file descriptors. Using poll() instead of select() enables using the full range of allowed file descriptors by Linux.</p> <p>Keywords: File descriptor; libsharp; HCOLL; HPC-X</p> <p>Discovered in Version: 2.12</p> <p>Fixed in Version: 2.13</p>
3208615	<p>Description: Fixed Data Integrity failure in Broadcast when using sparse subarray data type in OMPI with hcoll library by using the TRUE extent of the datatype, which includes any additional padding the datatype may require.</p> <p>Keywords: OMPI; HCOLL; data integrity</p> <p>Discovered in Version: 1.12</p> <p>Fixed in Version: 2.13</p>
4549	<p>Description: Fixed the issue where UCX may have failed to compile with Clang compiler version 9 if <code>--dynamic-list-data</code> flag was used in</p>

Internal Reference Number	Issue
	<p>the compilation. (Github issue: https://github.com/openucx/ucx/issues/4549)</p> <p>Keywords: Clang compiler, UCX</p> <p>Discovered in Version: 2.6 (UCX 1.8)</p> <p>Fixed in Version: 2.11 (UCX 1.13)</p>
-	<p>Description: DevX does not work on architectures without "Write combining" support, such as some flavors of ARM, prompting the following error message.</p> <pre data-bbox="407 695 1463 789">UCX ERROR mlx5dv_devx_alloc_uar() failed: Operation not supported</pre> <p>Keywords: DevX, UCX, ARM</p> <p>Discovered in Version: 2.8 (UCX 1.10)</p> <p>Fixed in Version: 2.9 (UCX 1.11)</p>
-	<p>Description: NVIDIA SHARP library is not available in HPC-X for the Community OFED and Inbox OFED.</p> <p>Keywords: NVIDIA SHARP library</p> <p>Discovered in Version: 2.0</p> <p>Fixed in Version: 2.9 (UCX 1.11)</p>
2190337	<p>Description: Fixed the issue where errors from the UCX TCP transport about refused connection may have appeared.</p> <p>Keywords: UCX_TLS, UCX, TCP</p> <p>Discovered in Version: 2.7 (UCX 1.9)</p> <p>Fixed in Version: 2.8 (UCX 1.10)</p>
2131893	<p>Description: Fixed the issue where OpenSHMEM or MPI applications may have failed with the following error:</p> <pre data-bbox="407 1650 1398 1692">"Fatal: endpoint reconfiguration not supported yet"</pre> <p>This could happen when running in heterogeneous environment, such as when different nodes in the job had different types of HCAs or PCI atomics configuration.</p> <p>Keywords: OpenSHMEM, UCX, MPI</p> <p>Discovered in Version: 2.7 (UCX 1.9)</p>

Internal Reference Number	Issue
	Fixed in Version: 2.8 (UCX 1.10)
2084450	Description: Fixed the issue where the osu_ialltoallw and osu_iallgather benchmarks may have not performed well over RoCE with the ud_x transport starting messages of 8192 bytes.
	Keywords: osu_ialltoallw, osu_iallgather, ud_x transport, RoCE, UCX
	Discovered in Version: 2.6 (UCX 1.8)
	Fixed in Version: 2.8 (UCX 1.10)
1886580	<p>Description: Fixed the issue where the below error messages might have been received when running OMPI with 'direct modex', i.e. when the following command line parameters were used:</p> <pre data-bbox="407 814 1463 898">-mca pmix_base_async_modex 1 -mca mpi_add_procs_cutoff 0 -mca pmix_base_collect_data 0</pre> <p>Error messages:</p> <ul style="list-style-type: none"> <li data-bbox="451 976 1463 1060">• <pre>PMIX ERROR: NOT-FOUND in file server/pmix_server_get.c at line 751</pre> <li data-bbox="451 1071 1463 1155">• <pre>PMIX ERROR: NOT-FOUND in file client/pmix_client_get.c at line 334</pre>
	Keywords: OMPI, pmix, direct modex, full modex
	Discovered in Version: 2.5 (OpenMPI 4.0.x)
	Fixed in Version: 2.7 (OpenMPI 4.0.x)
4710	<p>Description: Fixed the issue of when using UCX with XPMEM module on Kernels 4.10 and above, there might have been a "Bus error" due to an issue in the XPMEM driver. (Github issue: https://github.com/openucx/ucx/issues/4710)</p>
	Keywords: UCX, XPMEM
	Discovered in Version: 2.6 (UCX 1.8)
	Fixed in Version: 2.7 (UCX 1.9)
2096036	<p>Description: Fixed the issue where the verifier test may have failed with the following error when using the ud_x transport:</p> <pre data-bbox="407 1848 1463 1932">ib_mlx5_log.c:139 Local QP operation on mlx5_0:1/IB (synd 0x2 vend 0x68 hw_synd 0/66)</pre>

Internal Reference Number	Issue
	<pre data-bbox="407 296 1459 386">ib_mlx5_log.c:139 UD QP 0x37161 wqe[368]: SEND --- [rqpn 0x36a01 rlid 93] [inl len 16]</pre> <p data-bbox="407 407 867 443">Keywords: ud_x transport, UCX</p> <p data-bbox="407 468 932 504">Discovered in Version: 2.6 (UCX 1.8)</p> <p data-bbox="407 529 846 564">Fixed in Version: 2.7 (UCX 1.9)</p>
2095618	<p data-bbox="407 592 1349 669">Description: Fixed the issue where the host may have run out of memory when enabling Hardware Tag-Matching.</p> <p data-bbox="407 695 1003 730">Keywords: Hardware Tag-Matching, UCX</p> <p data-bbox="407 756 932 791">Discovered in Version: 2.6 (UCX 1.8)</p> <p data-bbox="407 816 846 852">Fixed in Version: 2.7 (UCX 1.9)</p>
3758	<p data-bbox="407 879 1463 995">Description: Fixed the issue of when running UCX with TCP transport on more than 16 hosts with full PPN (processes per node), the following error message might have appeared.</p> <pre data-bbox="407 1003 1305 1039">sock.c:228 UCX ERROR recv(fd=1377) failed: 104</pre> <p data-bbox="407 1050 1281 1085">(Github issue: https://github.com/openucx/ucx/issues/3758)</p> <p data-bbox="407 1110 834 1146">Keywords: TCP, UCX, backlog</p> <p data-bbox="407 1171 932 1207">Discovered in Version: 2.5 (UCX 1.7)</p> <p data-bbox="407 1232 846 1268">Fixed in Version: 2.6 (UCX 1.8)</p>
1582208	<p data-bbox="407 1293 1442 1371">Description: Fixed the issue where sending data over multiple SHMEM contexts may lead to memory corruption or segmentation fault.</p> <p data-bbox="407 1396 1073 1432">Keywords: Open SHMEM, segmentation fault</p> <p data-bbox="407 1457 1338 1493">Discovered in Version: 2.3 (Open MPI v4.0.x, OpenSHMEM v1.4)</p> <p data-bbox="407 1518 1252 1554">Fixed in Version: 2.5 (Open MPI v4.0.x, OpenSHMEM v1.4)</p>
2934	<p data-bbox="407 1581 1330 1696">Description: Fixed the issue where OpenMPI and OpenSHMEM applications may hang with DC transport. (Github issue: https://github.com/openucx/ucx/issues/2934)</p> <p data-bbox="407 1722 854 1757">Keywords: UCX, Open MPI, DC</p> <p data-bbox="407 1782 1338 1818">Discovered in Version: 2.3 (Open MPI v4.0.x, OpenSHMEM v1.4)</p> <p data-bbox="407 1843 1252 1879">Fixed in Version: 2.5 (Open MPI v4.0.x, OpenSHMEM v1.4)</p>

Internal Reference Number	Issue
1307243	Description: Fixed the issue where one-sided tests may fail with a segmentation fault.
	Keywords: OSC UCX, Open MPI, one-sided
	Discovered in Version: 2.1 (Open MPI 3.1.x)
	Fixed in Version: 2.5 (Open MPI 4.0.x)
-	Description: Fixed the issue where OpenSHMEM atomic operations AND/OR/XOR for datatypes int32/int64/uint32/uint64 were not implemented, which might have caused build failures.
	Keywords: OpenSHMEM atomic, Open MPI
	Discovered in Version: 2.3 (Open MPI v4.0.x, OpenSHMEM v1.4)
	Fixed in Version: 2.4 (Open MPI v4.0.x, OpenSHMEM v1.4)
2226	Description: Fixed the issue where the following assertion may have failed in certain cases: Assertion `ep->rx.ooo_pkts.head_sn == neth->psn' failed (Github issue: https://github.com/openucx/ucx/issues/2226)
	Keywords: UCX, assertion
	Discovered in Version: 2.1 (UCX 1.3)
	Fixed in Version: 2.4 (UCX 1.6)
-	Description: Fixed the issue where zero-length OpenSHMEM collectives might have failed due to incomplete implementation.
	Keywords: OpenSHMEM atomic, Open MPI
	Discovered in Version: 2.3 (Open MPI v4.0.x, OpenSHMEM v1.4)
	Fixed in Version: 2.4 (Open MPI v4.0.x, OpenSHMEM v1.4)
-	Description: Fixed the issue where OSC UCX module was not selected by default on ConnectX-4/ConnectX-5 HCAs.
	Keywords: OSC UCX, one-sided, Open MPI
	Discovered in Version: 2.3 (Open MPI v4.0.x, OpenSHMEM v1.4)
	Fixed in Version: 2.4 (Open MPI v4.0.x, OpenSHMEM v1.4)
-	Description: Fixed the issue where using UCX on ARM hosts may result in hangs due to a known issue in Open MPI when running on ARM.

Internal Reference Number	Issue
	<p>Keywords: UCX</p> <p>Discovered in Version: 1.3 (Open MPI 1.8.2)</p> <p>Fixed in Version: 2.3 (Open MPI 4.0.x)</p>
-	<p>Description: MCA options <i>rmaps_dist_device</i> and <i>rmaps_base_mapping_policy</i> are now functional.</p> <p>Keywords: Process binding policy, NUMA/HCA locality</p> <p>Discovered in Version: 2.0 (Open MPI 3.0.0)</p> <p>Fixed in Version: 2.3 (Open MPI 4.0.x)</p>
2111	<p>Description: Fixed the issue of when UCX was used in the multi-threaded mode, it might have taken the <i>osu_latency_mt</i> test a long time to be completed. (Github issue: https://github.com/openucx/ucx/issues/2111)</p> <p>Keywords: UCX, multi-threaded</p> <p>Discovered in Version: 2.1 (UCX 1.3)</p> <p>Fixed in Version: 2.3 (UCX 1.5)</p>
2267	<p>Description: Fixed the issue where the following error message might have appeared when running at the scale of 256 ranks with the RC transport, when UD is used for wireup only: “Fatal: send completion with error: Endpoint timeout”. (Github issue: https://github.com/openucx/ucx/issues/2267)</p> <p>Keywords: UCX</p> <p>Discovered in Version: 2.1 (UCX 1.3)</p> <p>Fixed in Version: 2.3 (UCX 1.5)</p>
2702	<p>Description: Fixed the issue of when using the Hardware Tag Matching feature, the following error messages may have been printed:</p> <ul style="list-style-type: none"> • “rcache.c:481 UCX WARN failed to register region 0xdec25a0 [0x2b7139ae0020..0x2b7139ae2020]: Input/output error” • “ucp_mm.c:105 UCX ERROR failed to register address 0x2b7139ae0020 length 8192 on md[1]=ib/mlx5_0: Input/output error” • “ucp_request.c:259 UCX ERROR failed to register user buffer datatype 0x20 address 0x2b7139ae0020 len 8192: Input/output error”

Internal Reference Number	Issue
	<p><i>error</i></p> <p>(Github issue: https://github.com/openucx/ucx/issues/2702)</p> <p>Keywords: Hardware Tag Matching</p> <p>Discovered in Version: 2.2 (UCX 1.4)</p> <p>Fixed in Version: 2.3 (UCX 1.5)</p>
2454	<p>Description: Fixed the issue where some one-sided benchmarks may have hung when using “osc ucx”. For example: osu-micro-benchmarks-5.3.2/osu_get_acc_latency (Latency Test for accumulate with Active/Passive Synchronization). (Github issue: https://github.com/openucx/ucx/issues/2454)</p> <p>Keywords: UCX, one_sided</p> <p>Discovered in Version: 2.2 (UCX 1.4)</p> <p>Fixed in Version: 2.3 (UCX 1.5)</p>
2670	<p>Description: Fixed the issue of when enabling the Hardware Tag Matching feature on a large scale, the following error message may have been printed due to the increased threshold for BCOPY messages: <i>“mpool.c:177 UCX ERROR Failed to allocate memory pool chunk: Out of memory.”</i> (Github issue: https://github.com/openucx/ucx/issues/2670)</p> <p>Keywords: Hardware Tag Matching</p> <p>Discovered in Version: 2.2 (UCX 1.4)</p> <p>Fixed in Version: 2.3 (UCX 1.5)</p>
1295679	<p>Description: Fixed the issue where OpenSHMEM group cache had a default limit of 100 entries, which might have resulted in OpenSHMEM application exiting with the following message: <i>“ group cache overflow on rank xxx: cache_size = 100 ”</i>.</p> <p>Keywords: OpenSHMEM, Open MPI</p> <p>Discovered in Version: 2.1 (Open MPI 3.1.x)</p> <p>Fixed in Version: 2.2 (Open MPI 3.1.x)</p>
-	<p>Description: Fixed the issue where UCX did not work out-of-the-box with CUDA support.</p>

Internal Reference Number	Issue
	Keywords: UCX, CUDA
	Discovered in Version: 2.2 (UCX 1.4)
	Fixed in Version: 2.1 (UCX 1.3)
1926	Description: Fixed the issue of when using multiple transports, invalid data was sent out-of-sync with Hardware Tag Matching traffic. (Github issue: https://github.com/openucx/ucx/issues/1926)
	Keywords: Hardware Tag Matching
	Discovered in Version: 2.1 (UCX 1.3)
	Fixed in Version: 2.2 (UCX 1.4)
1949	Description: Fixed the issue where Hardware Tag Matching might not have functioned properly with UCX over DC transport. (Github issue: https://github.com/openucx/ucx/issues/1949)
	Keywords: UCX, Hardware Tag Matching, DC transport
	Discovered in Version: 2.0
	Fixed in Version: 2.1
-	Description: Fixed job data transfer from SD to libsharp.
	Keywords: NVIDIA SHARP library
	Discovered in Release: 1.9
	Fixed in Release: 1.9.7
884482	Description: Fixed internal HCOLL datatype mapping.
	Keywords: HCOLL, FCA
	Discovered in Release: 1.7.405
	Fixed in Release: 1.7.406
884508	Description: Fixed internal HCOLL datatype lower bound calculation.
	Keywords: HCOLL, FCA
	Discovered in Release: 1.7.405
	Fixed in Release: 1.7.406
884490	Description: Fixed allgather unpacking issues.

Internal Reference Number	Issue
	<p>Keywords: HCOLL, FCA</p> <p>Discovered in Release: 1.7.405</p> <p>Fixed in Release: 1.7.406</p>
885009	<p>Description: Fixed wrong answer in alltoally.</p> <p>Keywords: HCOLL, FCA</p> <p>Discovered in Release: 1.7.405</p> <p>Fixed in Release: 1.7.406</p>
882193	<p>Description: Fixed mcast group leak in HCOLL.</p> <p>Keywords: HCOLL, FCA</p> <p>Discovered in Release: 1.7.405</p> <p>Fixed in Release: 1.7.406</p>
-	<p>Description: Added IN_PLACE support for alltoall, alltoally, and allgather.</p> <p>Keywords: HCOLL, FCA</p> <p>Discovered in Release: 1.7.405</p> <p>Fixed in Release: 1.7.406</p>
-	<p>Description: Fixed an issue related to multi-threaded MPI_Bcast.</p> <p>Keywords: HCOLL, FCA</p> <p>Discovered in Release: 1.7.405</p> <p>Fixed in Release: 1.7.406</p>
Salesforce: 316541	<p>Description: Fixed a memory barrier issue in MPI_Barrier on Power PPC systems.</p> <p>Keywords: HCOLL, FCA</p> <p>Discovered in Release: 1.7.405</p> <p>Fixed in Release: 1.7.406</p>
Salesforce: 316547	<p>Description: Fixed multi-threaded MPI_COMM_DUP and MPI_COMM_SPLIT hanging issues.</p> <p>Keywords: HCOLL, FCA</p>

Internal Reference Number	Issue
	Discovered in Release: 1.7.405
	Fixed in Release: 1.7.406
894346	Description: Fixed Quantum Espresso hanging issues.
	Keywords: HCOLL, FCA
	Discovered in Release: 1.7.405
	Fixed in Release: 1.7.406
898283	Description: Fixed an issue which caused CP2K applications to hang when HCOLL was enabled.
	Keywords: HCOLL, FCA
	Discovered in Release: 1.7.405
	Fixed in Release: 1.7.406
906155	Description: Fixed an issue which caused VASP applications to hang in MPI_Allreduce.
	Keywords: HCOLL, FCA
	Discovered in Release: 1.6
	Fixed in Release: 1.7.406

Notice
This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation (“NVIDIA”) makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.
NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.
Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer (“Terms of Sale”). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.
NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer’s own risk.
NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer’s sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the

application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

Trademarks

NVIDIA and the NVIDIA logo are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

© Copyright 2024, NVIDIA. PDF Generated on 01/21/2025