TensorRT 11.3.0
nvinfer1::ISymExprs Class Referenceabstract

Allows for a sequence of symbolic expressions to be communicated to the TensorRT backend. More...

#include <NvInferPythonPlugin.h>

Public Member Functions

ISymExprgetSymExpr (int32_t index) const noexcept
 Get the symbolic expression at the given index. More...
 
bool setSymExpr (int32_t index, ISymExpr *symExpr) noexcept
 Set the symbolic expression at the given index. More...
 
int32_t getNbSymExprs () const noexcept
 Get the number of symbolic expressions. More...
 
bool setNbSymExprs (int32_t count) noexcept
 Set the number of symbolic expressions. More...
 

Protected Member Functions

virtual ~ISymExprs () noexcept=0
 

Protected Attributes

ISymExprsImplmImpl {nullptr}
 

Detailed Description

Allows for a sequence of symbolic expressions to be communicated to the TensorRT backend.

Note
Clients must not implement this class.
See also
ISymExpr

Constructor & Destructor Documentation

◆ ~ISymExprs()

nvinfer1::ISymExprs::~ISymExprs ( )
inlineprotectedpure virtualdefaultnoexcept

Member Function Documentation

◆ getNbSymExprs()

int32_t nvinfer1::ISymExprs::getNbSymExprs ( ) const
inlinenoexcept

Get the number of symbolic expressions.

◆ getSymExpr()

ISymExpr * nvinfer1::ISymExprs::getSymExpr ( int32_t  index) const
inlinenoexcept

Get the symbolic expression at the given index.

Returns
A pointer to the symbolic expression or nullptr if the index is out of range

◆ setNbSymExprs()

bool nvinfer1::ISymExprs::setNbSymExprs ( int32_t  count)
inlinenoexcept

Set the number of symbolic expressions.

Returns
true if the number of symbolic expressions was set successfully, false otherwise

◆ setSymExpr()

bool nvinfer1::ISymExprs::setSymExpr ( int32_t  index,
ISymExpr symExpr 
)
inlinenoexcept

Set the symbolic expression at the given index.

Returns
true if the index is in range and the symbolic expression was set successfully, false otherwise

Member Data Documentation

◆ mImpl

ISymExprsImpl* nvinfer1::ISymExprs::mImpl {nullptr}
protected

The documentation for this class was generated from the following file:

  Copyright © 2024 NVIDIA Corporation
  Privacy Policy | Manage My Privacy | Do Not Sell or Share My Data | Terms of Service | Accessibility | Corporate Policies | Product Security | Contact