|
NVIDIA DRIVE OS Linux SDK API Reference
|
5.1.15.2 Release For Test and Development only
|
Go to the documentation of this file.
17 #ifndef NVM_TENSORMETADATA_H
18 #define NVM_TENSORMETADATA_H
41 #define NVMEDIA_TENSOR_MAX_DIMENSIONS (8u)
45 #define NVM_TENSOR_ATTR_DIMENSION_ORDER_NHWC (0x00000001u)
47 #define NVM_TENSOR_ATTR_DIMENSION_ORDER_NCHW (0x00000002u)
49 #define NVM_TENSOR_ATTR_DIMENSION_ORDER_NCxHWx (0x00000003u)
52 #define NVM_TENSOR_ATTR_DATA_TYPE_UINT (0x00000001u)
54 #define NVM_TENSOR_ATTR_DATA_TYPE_INT (0x00000002u)
56 #define NVM_TENSOR_ATTR_DATA_TYPE_FLOAT (0x00000003u)
58 #if (NV_IS_SAFETY == 0)
60 #define NVM_TENSOR_ATTR_BITS_PER_ELEMENT_64 (64U)
64 #define NVM_TENSOR_ATTR_BITS_PER_ELEMENT_32 (32U)
66 #define NVM_TENSOR_ATTR_BITS_PER_ELEMENT_16 (16U)
68 #define NVM_TENSOR_ATTR_BITS_PER_ELEMENT_8 (8U)
70 #if (NV_IS_SAFETY == 0)
105 #define NVM_TENSOR_NHWC_E_STRIDE_INDEX 0U
114 #define NVM_TENSOR_NHWC_C_STRIDE_INDEX NVM_TENSOR_NHWC_E_STRIDE_INDEX
123 #define NVM_TENSOR_NHWC_W_STRIDE_INDEX 1U
132 #define NVM_TENSOR_NHWC_H_STRIDE_INDEX 2U
141 #define NVM_TENSOR_NHWC_N_STRIDE_INDEX 3U
168 #define NVM_TENSOR_NCHW_E_STRIDE_INDEX 0U
178 #define NVM_TENSOR_NCHW_W_STRIDE_INDEX NVM_TENSOR_NCHW_E_STRIDE_INDEX
187 #define NVM_TENSOR_NCHW_H_STRIDE_INDEX 1U
195 #define NVM_TENSOR_NCHW_C_STRIDE_INDEX 2U
204 #define NVM_TENSOR_NCHW_N_STRIDE_INDEX 3U
233 #define NVM_TENSOR_NCxHWx_E_STRIDE_INDEX 0U
243 #define NVM_TENSOR_NCxHWx_X_STRIDE_INDEX NVM_TENSOR_NCxHWx_E_STRIDE_INDEX
252 #define NVM_TENSOR_NCxHWx_W_STRIDE_INDEX 1U
261 #define NVM_TENSOR_NCxHWx_H_STRIDE_INDEX 2U
270 #define NVM_TENSOR_NCxHWx_Cx_STRIDE_INDEX 3U
279 #define NVM_TENSOR_NCxHWx_N_STRIDE_INDEX 4U
296 #define NVM_TENSOR_NHWC_C_DIMSZ_INDEX 0U
304 #define NVM_TENSOR_NHWC_W_DIMSZ_INDEX 1U
312 #define NVM_TENSOR_NHWC_H_DIMSZ_INDEX 2U
320 #define NVM_TENSOR_NHWC_N_DIMSZ_INDEX 3U
337 #define NVM_TENSOR_NCHW_W_DIMSZ_INDEX 0U
345 #define NVM_TENSOR_NCHW_H_DIMSZ_INDEX 1U
353 #define NVM_TENSOR_NCHW_C_DIMSZ_INDEX 2U
361 #define NVM_TENSOR_NCHW_N_DIMSZ_INDEX 3U
378 #define NVM_TENSOR_NCxHWx_x_DIMSZ_INDEX 0U
386 #define NVM_TENSOR_NCxHWx_W_DIMSZ_INDEX 1U
394 #define NVM_TENSOR_NCxHWx_H_DIMSZ_INDEX 2U
402 #define NVM_TENSOR_NCxHWx_Cx_DIMSZ_INDEX 3U
410 #define NVM_TENSOR_NCxHWx_N_DIMSZ_INDEX 4U