NVIDIA DeepStream SDK API Reference
9.1 Release
sources/apps/apps-common/includes/deepstream_dsexample.h
Go to the documentation of this file.
1
/*
2
* SPDX-FileCopyrightText: Copyright (c) 2018-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
3
* SPDX-License-Identifier: Apache-2.0
4
*
5
* Licensed under the Apache License, Version 2.0 (the "License");
6
* you may not use this file except in compliance with the License.
7
* You may obtain a copy of the License at
8
*
9
* http://www.apache.org/licenses/LICENSE-2.0
10
*
11
* Unless required by applicable law or agreed to in writing, software
12
* distributed under the License is distributed on an "AS IS" BASIS,
13
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
14
* See the License for the specific language governing permissions and
15
* limitations under the License.
16
*/
17
18
#ifndef _NVGSTDS_DSEXAMPLE_H_
19
#define _NVGSTDS_DSEXAMPLE_H_
20
21
#include <gst/gst.h>
22
23
#ifdef __cplusplus
24
extern
"C"
25
{
26
#endif
27
28
typedef
struct
29
{
30
// Create a bin for the element only if enabled
31
gboolean
enable
;
32
// Struct members to store config / properties for the element
33
gboolean
full_frame
;
34
gint
processing_width
;
35
gint
processing_height
;
36
gboolean
blur_objects
;
37
guint
unique_id
;
38
guint
gpu_id
;
39
guint
batch_size
;
40
// For nvvidconv
41
guint
nvbuf_memory_type
;
42
}
NvDsDsExampleConfig
;
43
44
// Struct to store references to the bin and elements
45
typedef
struct
46
{
47
GstElement *
bin
;
48
GstElement *
queue
;
49
GstElement *
pre_conv
;
50
GstElement *
cap_filter
;
51
GstElement *
elem_dsexample
;
52
}
NvDsDsExampleBin
;
53
54
// Function to create the bin and set properties
55
gboolean
56
create_dsexample_bin
(
NvDsDsExampleConfig
*config,
NvDsDsExampleBin
*bin);
57
58
#ifdef __cplusplus
59
}
60
#endif
61
62
#endif
/* _NVGSTDS_DSEXAMPLE_H_ */
NvDsDsExampleConfig::enable
gboolean enable
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:31
create_dsexample_bin
gboolean create_dsexample_bin(NvDsDsExampleConfig *config, NvDsDsExampleBin *bin)
NvDsDsExampleBin::elem_dsexample
GstElement * elem_dsexample
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:51
NvDsDsExampleConfig::processing_height
gint processing_height
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:35
NvDsDsExampleBin
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:45
NvDsDsExampleConfig::blur_objects
gboolean blur_objects
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:36
NvDsDsExampleConfig
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:28
NvDsDsExampleConfig::unique_id
guint unique_id
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:37
NvDsDsExampleConfig::gpu_id
guint gpu_id
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:38
NvDsDsExampleConfig::batch_size
guint batch_size
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:39
NvDsDsExampleConfig::full_frame
gboolean full_frame
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:33
NvDsDsExampleConfig::processing_width
gint processing_width
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:34
NvDsDsExampleBin::cap_filter
GstElement * cap_filter
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:50
NvDsDsExampleBin::queue
GstElement * queue
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:48
NvDsDsExampleBin::pre_conv
GstElement * pre_conv
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:49
NvDsDsExampleBin::bin
GstElement * bin
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:47
NvDsDsExampleConfig::nvbuf_memory_type
guint nvbuf_memory_type
Definition:
sources/apps/apps-common/includes/deepstream_dsexample.h:41
Privacy Policy
|
Manage My Privacy
|
Do Not Sell or Share My Data
|
Terms of Service
|
Accessibility
|
Corporate Policies
|
Product Security
|
Contact
© 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
NVIDIA Confidential | Subject to Change | For test and development only.
Thu Jul 9 2026 11:48:19 | PR-09318-R32