NVIDIA ConnectX-8 SuperNIC Firmware Release Notes v40.48.1000 (February 2026 GA Release)

Changes and New Features

Note

Security Hardening Enhancements: This release contains important reliability improvements and security hardening enhancements. NVIDIA recommends upgrading your devices' firmware to this release to improve the devices’ firmware security and reliability.

Info

To generate PLDM packages for firmware updates, users must install and use the MFT version that corresponds with the respective firmware release.

Feature/Change

Description

40.48.1000

DOCA PCC

The DOCA PCC NP application now enables the NIC to insert the RTT response transmit timestamp in hardware, reducing software-induced jitter and improving the accuracy and consistency of RTT measurements.

DOCA PCC API: DSCP Query for PCC Flows in QP Mode

Introduces a DOCA PCC device API that enables retrieval of the DSCP value associated with a PCC flow when PCC operates in QP mode (for example, when ROCE_CC_SHAPER_COALESCE_P1=2 and ROCE_CC_SHAPER_COALESCE_P2=2 are configured via mlxconfig).

DPA Process Limit Update

The system-wide limit for DPA processes has been reduced to 30. This total includes both user processes across all GVMIs and internal ProgCC processes. The max_dpa_processes value reported to the user is calculated as: max_dpa_processes=30−number_of_progcc_processes

Host Rate Limiting Support Above 255 Gbps

Host rate limiting has been extended to support bandwidth values above 255 Gbps.

To remove the previous cap, a new max_bw_value_msb field was added to est_global, providing additional MSB bits to represent higher bandwidth values. With this enhancement, firmware and host tooling can correctly configure and report rate limits beyond 255 Gbps on high-speed links.

PLDM PDR Repository Change Event Support

PLDM now supports the PDR Repository Change event type, enabling notification to the BMC when PDRs change. With this flow, the BMC can detect cable insertion/removal events. Refer to DSP0248 for details.

BMC Write-Protection Check on Firmware Update Failure

Added a validation step during firmware updates to detect whether the BMC is asserting write protection, helping diagnose and prevent update failures.

Parallel Save/Load Support for VF Migration

Added support for running save and load operations in parallel, enabling multiple contexts (e.g., multiple VFs) to be checkpointed and restored concurrently instead of serially. This reduces overall migration time and improves scalability in environments that need to migrate or recover many VFs at once.

NVGRE VSID Modify-Header Support

Extended packet modify-header operations to support set and copy actions on the NVGRE VSID (Virtual Subnet Identifier) . A new field, TUNNEL_HDR_DW_2 (0x84), enables dynamic VSID modification, adding header rewrite support for NVGRE tunnel traffic in addition to existing filtering capabilities.

mlxlink

mlxlink show_links now reports the full PCIe identifier (domain/segment + BDF), improving device-to-link mapping and avoiding ambiguous/duplicate BDF entries on multi-domain systems.

Bug Fixes

See Bug Fixes in this Firmware Version section.

© Copyright 2026, NVIDIA. Last updated on Mar 1, 2026