Connector Definitions

IGX Orin Product Specifications (Latest Version)

The following figure shows the locations of the various connectors, headers, and buttons on the IGX Orin Board.

image10-emf.png

Figure 6‑2. Motherboard Top View

image11-emf.png

Figure 6‑3. IGX Orin Board Rear Panel View

1 (J27) IGX Module Connector (699-pin) 22 (J63) Front USB Header (20-pin)
2 (J20) ATX Power Connector (8-pin) 23 (J62) Front USB Header (20-pin)
3 (J17) Camera Module Conn. (120-pin) 24 (J44) FAN Header (Small Pin, RA)
4 (J16) COM Port Header (Rear – 10-pin) 25 (J49) System Fan Header
5 (J23) COM Port Header (Rear – 10-pin) 26 (J55) System Fan Header
6 (J25) M.2 Key E Connector (Wi-Fi) 27 (J64) System Fan Header
7 (J29) PCIe x16 Slot 0 (x8, Gen5) 28 (J59) ATX Power Connector (24-pin)
8 (J30) PCIe x16 Slot 2 (x16, Gen5) 29 (J43) TPM Header (12-pin)
9 (J10) Front Audio Header (10-pin) 30 (J75) Orin CAN[3:0] Header (20-pin)
10 (J22) GPIO Header (20-pin) 31 (J40) MCU CAN & Ctrl Header (20-pin)

The following is a list of connections on the IGX Orin Board.

The Orin Module is installed in a 699-pin socket (J27). If there is a reason to remove or replace the module, see the following instructions.

The BMC Module card is installed in the card socket at J36. In addition, there is a UART for accessing the BMC Module device, which is located at J51. For more information, see BMC Module.

BMC Module UART Header

A UART for accessing the BMC Module device is located at J51.

Header Pin Descriptions

bmc-module-uart-header.png

The following table details the J43 pin description.

TPM Header J43 Pin Descriptions

tpm-header.png

This section details buttons and control for the IGX Orin Board.

Front Panel and Power Button Header

The following table details the J42 pin description.

Front Panel and Power Button Header J42 Pin Descriptions

front-panel-and-power-button-header.png

Note
  1. CVM (IGX Module) present. The signal will be low when module is fully inserted. CVM_PRSNT0 and PRSNT1 pins are shorted on the module and at opposite corners of the module. CVM_PRSNT connects to PRSNT1. PRSNT0 is tied to GND.

  2. The SYS_RST_IN_N_KEY signal is driven by the IGX Module during power ON. The signal is used as a system reset. The signal can be asserted (low) to reset the IGX Module SoC and boot related devices on the module. This will reset the system but will not result in a full power cycle.

  3. BUTTON_POWER_ON_N is used to power the system on, off or to place the system in standby or bring it out of standby:

    • System OFF: Asserting signal powers the system ON

    • System ON: Momentary assertion of the signal places system in standby.

    • System ON but in standby: Momentary assertion of the signal brings system out of standby.

    • System ON: Asserting signal >4 seconds but < 10 seconds initiates software shutdown of the system.

    • System ON: Asserting signal > 10 seconds initiates hardware shutdown of the system.

Force Recovery Button

The IGX Module supports a USB Recovery mode that can be used for flashing the device as well as for debug purposes. To enter USB Recovery mode, the Force Recovery button must be held low during power-on. This can be accomplished by holding button S1 down during power-on.

The IGX Orin Board supports several USB connections.

  • J6/J7 (USB Type A USB 3.2 and USB 2.0 stacked connectors)

  • J52 (USB Type C connector).

  • J62/J63 (Front USB headers).

USB 3.2 Type A Stacked Connectors

Each of the connectors at J6 and J7 support two USB Type A USB 3.2 and USB 2.0 connectors in a stacked configuration below an RJ45 connector. These are located on the back of the motherboard and protrude through the back panel.

image12-emf.png

Figure 7‑1. USB 3.2 Type A Ports - Back Panel

USB 3.2 Type C Connector

This connector supports USB 3.2 and USB 2.0. Both interfaces come from the IGX Module through muxes. USB 3.2 uses the module UPHY_RX1/TX1_P/N pins for USB 3.2. A mux is used to connect the interface to both RX1/TX1_P/N and RX2/TX2_P/N interfaces on the connector. The USB 2.0 interface comes from the IGX Module USB0_P/N pins through a mux. The mux can select to pass these to the USB Type C connector or to the BMC Module card socket. This USB 2.0 interface supports USB Recovery mode on the IGX Module.

image13-emf.png

Figure 7‑2. USB Type C Port - Back Panel

Front USB Headers

These two headers are intended for supporting additional USB 3.2 and USB 2.0 connectors on the front of the system using cables. Each are 20-pin, 2 mm pitch connectors (Pin 20 is removed for keying purposes).

image14-emf.png

Figure 7‑3. USB Headers - Front

Front USB Header J62 Pin Descriptions

front-usb-headers-j62.png

Front USB Header J63 Pin Descriptions

front-usb-headers-j63.png

The IGX Orin Board provides 100 GbE QSFP28 ports (J18 and J19) and two 1 GbE RJ45 ports (J6 and J7) on the rear panel. The 1 GbE ports are each part of a stacked connector with USB x2 at the bottom and an RJ45 at the top. The two 100 GbE QSFP ports are also located on the back panel as shown in the following figure. Each port has four channels, and each channel is capable of up to 25GbE speeds. This provides a total of 100GbE if all four channels are used simultaneously.

image15-emf.png

Figure 7‑4. QSFP and RJ45 Ports – Back Panel

Two PCIe x16 slots are provided (Slot 0 – J29 and Slot 2 – J30). These support PCIe Gen5. For Slot 0 (J29), only the lower eight lanes are used. All 16 lanes are supported on Slot 2 (J30).

image16-emf.png

Figure 7‑5. PCIe Slots

There are two stacked SATA connectors (J57 and J58). Each stack has two SATA 4 connectors. These are located at the front of the motherboard as shown in the following figure.

image17-emf.png

Figure 7‑6. SATA Connectors – Front of Motherboard

A DisplayPort connection is provided on the back panel and sits between the stacked USB (1 GbE) and QSFP connectors. This supports DisplayPort 1.4a output.

image18-emf.png

Figure 7‑7. DisplayPort Connection Back Panel

The IGX Orin Board includes an AU codec ALC5640 from Realtek. The IGX Module I2S3 interface is connected to this AU codec for transmitting or receiving AU stream through the three 3.5 mm Audio jacks.

  • Top jack: Line In

  • Middle jack: Line Out

  • Bottom jack: MIC

image19-emf.png

Figure 7‑8. Audio Jacks

In addition to the rear Audio jacks, the IGX Orin Board supports a header (J10) to connect to the front-mounted Audio jacks.

image20-emf.png

Figure 7‑9. Front Audio Header J10

Front AU Header Pin Descriptions

front-au-header.png

The IGX Orin Board includes four M.2 sockets.

  • J25: M.2 Key E for Wi-Fi modules

  • J54: M.2 Key M for storage.

  • J61: M.2 Key B for LTE.

image21-emf.png

Figure 7‑10. M.2 Modules

M.2 Key E Connector (Wi-Fi and BT)

An M.2 Key E socket (J25) is implemented to support Wi-Fi and Bluetooth®. The following interfaces and handshaking signals are supported:

  • Interfaces

    • USB 2.0 from USB hub

    • PCIe x1 from PCIe switch

    • I2S interface from IGX Module

    • UART from IGX Module

  • Handshake, control, and misc.

    • Bluetooth Wake SoC and SoC wake Bluetooth

    • Bluetooth & Wi-Fi disables

    • Alert

    • Suspend clock (32 KHz)

image22-emf.png

Figure 7‑11. M.2 Key E Module

M.2 Key E Wi-Fi Connector J25 Pin Descriptions

m2-key-e-wifi-connector-j25.png

M.2 Key M Connectors (Storage)

The M.2 Key M connector at J54 supports up to a x4 PCIe (Gen4) interface.

image23-emf.png

Figure 7‑12. M.2 Key M Module

M.2 Key M Module Connections

Key

Notched Pins

Code and Dimension (mm)

Connector Interface

NVIDIA Orin SoC

M 58~65 2280 (22 mm × 80 mm) PCIe UPHY0 Lanes [7:4]

M.2 Key M J54 Connector Pin Descriptions

m2-key-m-j54.png

M.2 Key B Connector (LTE)

The M.2 Key B connector at J61 supports LTE connectivity. The following interfaces and handshaking signals are supported:

  • Interfaces

  • USB 3.2 and USB 2.0 from USB hub

  • PCIe x1 from BMC Module

  • I2S2 and I2C2 interfaces from IGX Module

  • LTE UIM interface to SIM socket

  • Handshake, control, and misc.

  • PCIe Wake

  • LTE RF disable

  • SIM Detect

  • Suspend clock (32 KHz)

image24-emf.png

Figure 7‑13. M.2 Key B Module

M.2 Key B Module Connections

Key

Notched Pins

Code and Dimension (mm)

Connector Interface

NVIDIA Orin SoC

B 12~19 2280 (22 mm × 80 mm) PCIe: BMC Module SCMROOT USB: USB3 HUB1 I2S2

M.2 Key B (J61) Connector Pin Descriptions

m2-key-b-j61.png

The IGX Orin Board includes a camera (CSI) connector (J17) that provides access to multiple CSI lanes and various control interfaces to support different imaging devices. The connector used is a Samtec ERF5-060-07.0-L-DV-WT-K-TR female board to board connector.

  • CSI: 16 lanes

  • I2C x3, SPI x1

  • MCLK x3

  • Control: Power, reset, interrupt, frame sync., and so on.

  • 1.8V, 2.8V, and 3.3V supplies

image25-emf.png

Figure 7‑14. Camera Connector

CSI Connector Pin Descriptions

csi-connect-001.png

csi-connect-002.png

The CAN bus is a low-speed bus 2-wire multi-drop bus capable to have more than 100 nodes on the same bus with multiple bus initiators. The bus supports data rates pf 1 Mbps (CAN) or 5 Mbps (CAN FD). When multiple messages are transmitted at the same time, the higher priority node wins, and the lower priority one will have to retransmit the message.

On the development system, headers are implemented to bring out multiple IGX Module and Aurix MCU CAN ports.

Orin CAN Header

The Orin CAN header J75 pin descriptions are shown in the following table.

Orin CAN Header (J75) Pin Descriptions

orin-can-header.png

Safety MCU CAN and Control Header

The Safety MCU CAN and control header J40 pin descriptions are shown in the following table.

Safety MCU CAN and Control Header J40 Pin Descriptions

safety-mcu-can-control-header.png

This section details the UART communication ports headers pin descriptions.

COM0 Port Header

The COM0 port header J16 pin descriptions are shown in the following table.

COM Port 0 Header J16 Pin Descriptions

com-port-0-header-j16.png

COM1 Port Header

The COM1 port header J16 pin descriptions are shown in the following table.

COM Port 1 Header J16 Pin Descriptions

com-port-1-header-j16.png

COM Port 2 Header

The COM2 port header J35 pin descriptions are shown in the following table.

COM Port Header J35 Pin Descriptions

com-port-header-j35.png

COM Port 3 Header

The COM3 port header J33 pin descriptions are shown in the following table.

COM Port 3 Header J33 Pin Descriptions

com-port-3-header-j33.png

The Line Printer – PC Parallel Port (LPT) connector (J50) signals come from the CH384 PCIe to quad serial ports and printer port device on the IGX Product motherboard. The PCIe interface connects to the PCIe switch Lane 6.

Printer Port Header Pin Descriptions

printer-port-header.png

The IGX Orin Board provides a header (J22) bringing multiple GPIO pins from a GPIO expander as well as an I2C and digital mic interfaces.

GPIO Header Descriptions

gpio-header.png

Note

GPIO expander. Controlled by IGX Module I2C4 (I2C address 7b’74)

A coin-cell battery socket (J34) is provided to back up the RTC in the IGX Module. This socket supports non-rechargeable cells such as the CR2032 or BR2032.

RTC Battery Holder Pin Description

rtc-battery-holder.png

Multiple fan connectors are provided. One is intended for the IGX Module, one for the CS7 PCIe bridge and the others if needed for the enclosure.

IGX Module Fan Connector

The IGX Module fan connector (J44) has four pins and 1.27 mm pin pitch.

IGX Module Fan Connector Pin Descriptions

igx-module-fan-connector.png

ConnectX-7 Fan Connector

The ConnectX-7 fan connector (J21) has four pins and 2.54 mm pin pitch.

ConnectX-7 Fan Header Pin Descriptions

connectx-7-fan-header.png

System Fan Connectors

There are three system fan connectors (J49, J55, and J64). Each are 4-pin connectors with 2.54 mm pin pitch. J49 has the same connections as the fine-pitch IGX Module fan connector.

System Fan 1 Connector J49 Pin Descriptions

system-fan-1-connector.png

System Fan 2 Connector J55 Pin Descriptions

system-fan-2-connector.png

System Fan 4 Connector J64 Pin Descriptions

system-fan-4-connector.png

Previous Safety MCU
Next Power
© Copyright © 2024, NVIDIA Corporation. Last updated on May 30, 2024.