Aerial SDK 22-4
Aerial SDK 22-4

Changelog

This patch release contains the following fixes and improvements:

  • [Bug fix] Fix for a crash in a multicell configuration in which one cell has PDSCH only and another cell has PDSCH+CSI-RS.

  • [Enhancement] RF emissions test mode feature implementation

  • [Enhancement] Support for large eAxCid values

  • [Bug fix] Fix for multi-UE UCI feedback

  • [Enhancement] Parsing of data fields for FAPI 10.04 and 10.02 in TX_Data.request message

  • [Enhancement] Graceful recovery from HARQ pool depletion when there are continuous UL CRC errors

  • [Enhancement] Support for MCS > 28 in HARQ retransmissions both in UL and DL. Support for large buffer size in retransmissions and avoid TBsize computation for PUSCH. Use the information from the FAPI message.

  • [Enhancement] Precoding for RF emissions test mode feature. NOTE: this is an optional feature with RF emissions test mode.

  • [Bug fix] Antenna port mapping for CSI-RS

  • [Enhancement] Optio to adjusting UL goin calibration from the yaml file. This is needed for e2e system integration.

  • [Bug fix] Removal of unused parameters wreq_filter.

  • [Bug fix] Enabling cuphyoam module in l2adapter to avoid a crash.

  • [Enhancement] Populate subcarrier spacing value of the C-plane messages for PRACH. It is needed to support some O-RUs.

  • [Bug fix] Correction of slot information as provided by L2adapter for CSI-RS.

  • [Bug fix] Fix for L2adapter stand-alone crash when wrong configuration is sent by M-plane

  • [Bug fix] Fix for printPdschDynPrmsAggr crash. NOTE: It is not needed for normal functionality. It is only observed when this specific debug print is enabled.

  • [Bug fix] Prepone h2d copy fix for multicell scenario.

  • [Enhancement] Support for reporting of noise variance on PUSCH either per UE or per UE group.

  • [Bug fix] Correction of timing advance reporting for PUCCH format 1

  • [Bug fix] Correction of antenna array mapping information for CSI-RS in a multi-cell scenario.

  • [Enhancement] Adding additional logging to check invalid arguments going into PUSCH kernel.

  • [Enhancement] Handle DL channels’ setup errors gracefully to avoid a crash once an invalid argument is provided MR425

  • [Bug fix] Fix for precoding configuration of CSI-RS/PDSCH

  • [Bug fix] Correction of HARQ/SR confidence level calculation for PUCCH format 0/1

  • [Bug fix] Correct allocation of PDCCH workspace related to precoding

  • [Bug fix] Correction of beamID mappings (in FH C-plane) when multiple PDCCHs are interleaved.

  • [Enhancement] UL task scheduling changes to improve multicell performance

  • [Bug fix] Fix for simplex decoder when E < N

  • [Bug fix] Correct UE indexing when reporting TB CRC indication to L2 in a multi-UE scenario.

  • [Bug fix] Fix for potential memory corruption for PUCCH/PRACH on cuphydriver.

  • [Enhancement] Increase the tick value calculation robustness by catching the tick calculation errors and correcting the value if needed.

  • [Enhancement] Enhancements to CQE poll logging to increase visibility into compression kernels.

  • [Enhancement] Improvement of FH BW usage for PDCCH. PDCCH C-plane message compaction/expansion depending on beamID configuration.

  • [Enhancement] cuphydriver to recover without crashing from DL/UL c-plane send error

  • [Bug fix] Fix for indexing uci measurements in multi-UE scenario

  • [Bug fix] Fix floating point exception for ssb_period 0

  • [Enhancement] Increasing the supported UCI groups per cell to 24 (or 192 for 8 cells)

  • [Enhancement] Backport of Polar decoder into 22-4. Polar decoder optimizations: support of list sizes 1, 2, 4 and 8.

This release of the cuBB SDK supports the following configurations and features. These features are verified with test vectors in a simulated environment using TestMAC and RU emulator.

PUSCH

  • Process multiple cells (homogeneous and heterogeneous configurations) using CUDA streams or CUDA graphs

  • Frequency multiplexing

  • BW: 100 MHz

  • Antenna ports: 4

  • SU-MIMO layers: up to 4

  • MU-MIMO layers: up to 4

  • Modulation and coding rates: MCS 0 – MCS 27

  • Optimized LDPC decoder

  • UCI on PUSCH (HARQ up to 11 bits + CSI part 1 + CSI part 2 up to 11 bits)

  • Time-interpolated channel estimation and equalization

  • SINR reporting to L2

  • MMSE-IRC receiver

PUCCH

  • Format 0 + DTX detection

  • Format 1 + DTX detection

  • Format 2 (unsegmented payload) + DTX detection

  • Format 3 (unsegmented payload) + DTX detection

  • SINR / confidence level reporting to L2

PRACH

  • Format 0

  • Format B4 (multiple per slot in FDM)

  • Interference level reporting

PDSCH

  • Process multiple cells (homogeneous and heterogeneous configurations) using CUDA streams or CUDA graphs.

  • Frequency multiplexing

  • BW: 100 MHz

  • Antenna ports: 4

  • SU-MIMO layers: up to 4

  • MU-MIMO layers: up to 4

  • Modulation and coding rates: MCS 0 – MCS 27

  • Supports Cat-A O-RAN split and Cat-B O-RAN split. For Cat-A O-RAN split, PDSCH is implemented up to modulation and precoding (identity matrix precoder) For Cat-B O-RAN split, PDSCH is implemented up to the rate matching block.

  • Precoding (4 layers)

PDCCH

  • Process multiple cells (homogeneous and heterogeneous configurations) using CUDA streams or CUDA graphs.

  • Interleaved and non-interleaved mode

  • Aggregation level (AL) 1, 2, 4, 8, 16

  • 1, 2, 3 symbol CORESET

  • Precoding (1 layer)

SS Block

  • Process multiple cells (homogeneous and heterogeneous configurations) using CUDA streams or CUDA graphs.

  • PSS, SSS generation

  • DMRS and PBCH generation and time-frequency mapping

  • Precoding (1 layer)

CSI-RS

  • Process multiple cells (homogeneous and heterogeneous configurations) using CUDA streams or CUDA graphs.

  • NZP-CSI-RS

  • ZP-CSI-RS

  • Precoding (1 layer)

LDPC decoder

  • Standalone LDPC decoder

SHM Logger

  • Support for two types of log tag: string tag and pre-configured integer tag

  • Pre-configured integer tags support per-tag log level configuration.

Previous Introduction
Next Performance
© Copyright 2022, NVIDIA.. Last updated on Apr 20, 2024.